
build/debug/Linea.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091b0  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  080092ec  080092ec  0000a2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080095f0  080095f0  0000a5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080095f8  080095f8  0000a5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080095fc  080095fc  0000a5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000138  20000008  08009600  0000b008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000040  20000140  08009738  0000b140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000014  20000180  08009778  0000b180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cc8  20000194  0800978c  0000b194  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e5c  0800978c  0000be5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000ba67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000c000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  0000c000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800978c  0000b1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0005226a  00000000  00000000  0000ba97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008b29  00000000  00000000  0005dd01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 00023585  00000000  00000000  0006682a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00002d88  00000000  00000000  00089db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00002743  00000000  00000000  0008cb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00032eae  00000000  00000000  0008f27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00012f70  00000000  00000000  000c2129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000045  00000000  00000000  000d5099  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000084d0  00000000  00000000  000d50e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000011f  00000000  00000000  000dd5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__aeabi_uldivmod>:
 800013c:	b953      	cbnz	r3, 8000154 <__aeabi_uldivmod+0x18>
 800013e:	b94a      	cbnz	r2, 8000154 <__aeabi_uldivmod+0x18>
 8000140:	2900      	cmp	r1, #0
 8000142:	bf08      	it	eq
 8000144:	2800      	cmpeq	r0, #0
 8000146:	bf1c      	itt	ne
 8000148:	f04f 31ff 	movne.w	r1, #4294967295
 800014c:	f04f 30ff 	movne.w	r0, #4294967295
 8000150:	f000 b80c 	b.w	800016c <__aeabi_idiv0>
 8000154:	f1ad 0c08 	sub.w	ip, sp, #8
 8000158:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800015c:	f008 ff5c 	bl	8009018 <__udivmoddi4>
 8000160:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000168:	b004      	add	sp, #16
 800016a:	4770      	bx	lr

0800016c <__aeabi_idiv0>:
 800016c:	4770      	bx	lr
 800016e:	bf00      	nop

08000170 <deregister_tm_clones>:
 8000170:	4803      	ldr	r0, [pc, #12]	@ (8000180 <deregister_tm_clones+0x10>)
 8000172:	4b04      	ldr	r3, [pc, #16]	@ (8000184 <deregister_tm_clones+0x14>)
 8000174:	4283      	cmp	r3, r0
 8000176:	d002      	beq.n	800017e <deregister_tm_clones+0xe>
 8000178:	4b03      	ldr	r3, [pc, #12]	@ (8000188 <deregister_tm_clones+0x18>)
 800017a:	b103      	cbz	r3, 800017e <deregister_tm_clones+0xe>
 800017c:	4718      	bx	r3
 800017e:	4770      	bx	lr
 8000180:	20000140 	.word	0x20000140
 8000184:	20000140 	.word	0x20000140
 8000188:	00000000 	.word	0x00000000

0800018c <register_tm_clones>:
 800018c:	4805      	ldr	r0, [pc, #20]	@ (80001a4 <register_tm_clones+0x18>)
 800018e:	4b06      	ldr	r3, [pc, #24]	@ (80001a8 <register_tm_clones+0x1c>)
 8000190:	1a1b      	subs	r3, r3, r0
 8000192:	0fd9      	lsrs	r1, r3, #31
 8000194:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000198:	1049      	asrs	r1, r1, #1
 800019a:	d002      	beq.n	80001a2 <register_tm_clones+0x16>
 800019c:	4b03      	ldr	r3, [pc, #12]	@ (80001ac <register_tm_clones+0x20>)
 800019e:	b103      	cbz	r3, 80001a2 <register_tm_clones+0x16>
 80001a0:	4718      	bx	r3
 80001a2:	4770      	bx	lr
 80001a4:	20000140 	.word	0x20000140
 80001a8:	20000140 	.word	0x20000140
 80001ac:	00000000 	.word	0x00000000

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c06      	ldr	r4, [pc, #24]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b943      	cbnz	r3, 80001ca <__do_global_dtors_aux+0x1a>
 80001b8:	f7ff ffda 	bl	8000170 <deregister_tm_clones>
 80001bc:	4b04      	ldr	r3, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	b113      	cbz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001c0:	4804      	ldr	r0, [pc, #16]	@ (80001d4 <__do_global_dtors_aux+0x24>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	2301      	movs	r3, #1
 80001c8:	7023      	strb	r3, [r4, #0]
 80001ca:	bd10      	pop	{r4, pc}
 80001cc:	20000194 	.word	0x20000194
 80001d0:	00000000 	.word	0x00000000
 80001d4:	080092d4 	.word	0x080092d4

080001d8 <frame_dummy>:
 80001d8:	b508      	push	{r3, lr}
 80001da:	4b05      	ldr	r3, [pc, #20]	@ (80001f0 <frame_dummy+0x18>)
 80001dc:	b11b      	cbz	r3, 80001e6 <frame_dummy+0xe>
 80001de:	4905      	ldr	r1, [pc, #20]	@ (80001f4 <frame_dummy+0x1c>)
 80001e0:	4805      	ldr	r0, [pc, #20]	@ (80001f8 <frame_dummy+0x20>)
 80001e2:	f3af 8000 	nop.w
 80001e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80001ea:	f7ff bfcf 	b.w	800018c <register_tm_clones>
 80001ee:	bf00      	nop
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000198 	.word	0x20000198
 80001f8:	080092d4 	.word	0x080092d4

080001fc <Switch_OFF_GPIO>:
static void Switch_OFF_GPIO()
{
  /* USER CODE BEGIN Switch_OFF_GPIO */

  /* USER CODE END Switch_OFF_GPIO */
}
 80001fc:	4770      	bx	lr

080001fe <Adv_Cancel_Req>:
{
 80001fe:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8000200:	2100      	movs	r1, #0
 8000202:	2001      	movs	r0, #1
 8000204:	f002 f9e6 	bl	80025d4 <UTIL_SEQ_SetTask>
}
 8000208:	bd08      	pop	{r3, pc}
	...

0800020c <Adv_Cancel>:
{
 800020c:	b508      	push	{r3, lr}
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800020e:	4b06      	ldr	r3, [pc, #24]	@ (8000228 <Adv_Cancel+0x1c>)
 8000210:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000214:	2b05      	cmp	r3, #5
 8000216:	d100      	bne.n	800021a <Adv_Cancel+0xe>
}
 8000218:	bd08      	pop	{r3, pc}
    ret = aci_gap_set_non_discoverable();
 800021a:	f000 fb02 	bl	8000822 <aci_gap_set_non_discoverable>
    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800021e:	4b02      	ldr	r3, [pc, #8]	@ (8000228 <Adv_Cancel+0x1c>)
 8000220:	2200      	movs	r2, #0
 8000222:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  return;
 8000226:	e7f7      	b.n	8000218 <Adv_Cancel+0xc>
 8000228:	200001b8 	.word	0x200001b8

0800022c <Ble_Tl_Init>:
{
 800022c:	b500      	push	{lr}
 800022e:	b083      	sub	sp, #12
  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8000230:	4b05      	ldr	r3, [pc, #20]	@ (8000248 <Ble_Tl_Init+0x1c>)
 8000232:	9300      	str	r3, [sp, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8000234:	4b05      	ldr	r3, [pc, #20]	@ (800024c <Ble_Tl_Init+0x20>)
 8000236:	9301      	str	r3, [sp, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8000238:	4669      	mov	r1, sp
 800023a:	4805      	ldr	r0, [pc, #20]	@ (8000250 <Ble_Tl_Init+0x24>)
 800023c:	f000 fed8 	bl	8000ff0 <hci_init>
}
 8000240:	b003      	add	sp, #12
 8000242:	f85d fb04 	ldr.w	pc, [sp], #4
 8000246:	bf00      	nop
 8000248:	20030028 	.word	0x20030028
 800024c:	0800026f 	.word	0x0800026f
 8000250:	08000255 	.word	0x08000255

08000254 <BLE_UserEvtRx>:

  return;
}

static void BLE_UserEvtRx(void *p_Payload)
{
 8000254:	b510      	push	{r4, lr}
 8000256:	4604      	mov	r4, r0
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8000258:	6840      	ldr	r0, [r0, #4]
 800025a:	3008      	adds	r0, #8
 800025c:	f007 fc44 	bl	8007ae8 <SVCCTL_UserEvtRx>
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8000260:	b110      	cbz	r0, 8000268 <BLE_UserEvtRx+0x14>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
}
 8000266:	bd10      	pop	{r4, pc}
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8000268:	2300      	movs	r3, #0
 800026a:	7023      	strb	r3, [r4, #0]
  return;
 800026c:	e7fb      	b.n	8000266 <BLE_UserEvtRx+0x12>

0800026e <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800026e:	b508      	push	{r3, lr}
  uint32_t task_id_list;
  switch (Status)
 8000270:	b128      	cbz	r0, 800027e <BLE_StatusNot+0x10>
 8000272:	2801      	cmp	r0, #1
 8000274:	d106      	bne.n	8000284 <BLE_StatusNot+0x16>
      /**
       * All tasks that may send an aci/hci commands shall be listed here
       * This is to prevent a new command is sent while one is already pending
       */
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
      UTIL_SEQ_ResumeTask(task_id_list);
 8000276:	2003      	movs	r0, #3
 8000278:	f002 f9ce 	bl	8002618 <UTIL_SEQ_ResumeTask>

      /* USER CODE END Status */
      break;
  }

  return;
 800027c:	e002      	b.n	8000284 <BLE_StatusNot+0x16>
      UTIL_SEQ_PauseTask(task_id_list);
 800027e:	2003      	movs	r0, #3
 8000280:	f002 f9bc 	bl	80025fc <UTIL_SEQ_PauseTask>
}
 8000284:	bd08      	pop	{r3, pc}
	...

08000288 <BleGetBdAddress>:
{
 8000288:	b508      	push	{r3, lr}
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800028a:	4b0f      	ldr	r3, [pc, #60]	@ (80002c8 <BleGetBdAddress+0x40>)
 800028c:	f8d3 2580 	ldr.w	r2, [r3, #1408]	@ 0x580
  if (udn != 0xFFFFFFFF)
 8000290:	f1b2 3fff 	cmp.w	r2, #4294967295
 8000294:	d010      	beq.n	80002b8 <BleGetBdAddress+0x30>
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8000296:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800029a:	480c      	ldr	r0, [pc, #48]	@ (80002cc <BleGetBdAddress+0x44>)
 800029c:	7002      	strb	r2, [r0, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800029e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80002a2:	7042      	strb	r2, [r0, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80002a4:	7083      	strb	r3, [r0, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80002a6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80002aa:	70c2      	strb	r2, [r0, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80002ac:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80002b0:	7102      	strb	r2, [r0, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80002b2:	0e1b      	lsrs	r3, r3, #24
 80002b4:	7143      	strb	r3, [r0, #5]
}
 80002b6:	bd08      	pop	{r3, pc}
    p_otp_addr = OTP_Read(0);
 80002b8:	2000      	movs	r0, #0
 80002ba:	f001 fef1 	bl	80020a0 <OTP_Read>
    if (p_otp_addr)
 80002be:	2800      	cmp	r0, #0
 80002c0:	d1f9      	bne.n	80002b6 <BleGetBdAddress+0x2e>
      p_bd_addr = a_MBdAddr;
 80002c2:	4803      	ldr	r0, [pc, #12]	@ (80002d0 <BleGetBdAddress+0x48>)
  return p_bd_addr;
 80002c4:	e7f7      	b.n	80002b6 <BleGetBdAddress+0x2e>
 80002c6:	bf00      	nop
 80002c8:	1fff7000 	.word	0x1fff7000
 80002cc:	2000023c 	.word	0x2000023c
 80002d0:	080093f0 	.word	0x080093f0

080002d4 <Ble_Hci_Gap_Gatt_Init>:
{
 80002d4:	b570      	push	{r4, r5, r6, lr}
 80002d6:	b088      	sub	sp, #32
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80002d8:	2400      	movs	r4, #0
 80002da:	f8ad 4018 	strh.w	r4, [sp, #24]
  ret = hci_reset();
 80002de:	f000 fdbd 	bl	8000e5c <hci_reset>
  p_bd_addr = BleGetBdAddress();
 80002e2:	f7ff ffd1 	bl	8000288 <BleGetBdAddress>
 80002e6:	4605      	mov	r5, r0
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 80002e8:	4602      	mov	r2, r0
 80002ea:	2106      	movs	r1, #6
 80002ec:	4620      	mov	r0, r4
 80002ee:	f000 fd35 	bl	8000d5c <aci_hal_write_config_data>
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 80002f2:	796a      	ldrb	r2, [r5, #5]
 80002f4:	4b30      	ldr	r3, [pc, #192]	@ (80003b8 <Ble_Hci_Gap_Gatt_Init+0xe4>)
 80002f6:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 80002f8:	792a      	ldrb	r2, [r5, #4]
 80002fa:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 80002fc:	78ea      	ldrb	r2, [r5, #3]
 80002fe:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 8000300:	78aa      	ldrb	r2, [r5, #2]
 8000302:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8000304:	786a      	ldrb	r2, [r5, #1]
 8000306:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8000308:	782a      	ldrb	r2, [r5, #0]
 800030a:	735a      	strb	r2, [r3, #13]
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800030c:	4a2b      	ldr	r2, [pc, #172]	@ (80003bc <Ble_Hci_Gap_Gatt_Init+0xe8>)
 800030e:	2110      	movs	r1, #16
 8000310:	2018      	movs	r0, #24
 8000312:	f000 fd23 	bl	8000d5c <aci_hal_write_config_data>
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8000316:	4a2a      	ldr	r2, [pc, #168]	@ (80003c0 <Ble_Hci_Gap_Gatt_Init+0xec>)
 8000318:	2110      	movs	r1, #16
 800031a:	2008      	movs	r0, #8
 800031c:	f000 fd1e 	bl	8000d5c <aci_hal_write_config_data>
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8000320:	2118      	movs	r1, #24
 8000322:	2001      	movs	r0, #1
 8000324:	f000 fd4a 	bl	8000dbc <aci_hal_set_tx_power_level>
  ret = aci_gatt_init();
 8000328:	f000 fbe9 	bl	8000afe <aci_gatt_init>
    ret = aci_gap_init(role,
 800032c:	f10d 031a 	add.w	r3, sp, #26
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	ab07      	add	r3, sp, #28
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	f10d 031e 	add.w	r3, sp, #30
 800033a:	2207      	movs	r2, #7
 800033c:	4621      	mov	r1, r4
 800033e:	2001      	movs	r0, #1
 8000340:	f000 fb50 	bl	80009e4 <aci_gap_init>
    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8000344:	4b1f      	ldr	r3, [pc, #124]	@ (80003c4 <Ble_Hci_Gap_Gatt_Init+0xf0>)
 8000346:	9300      	str	r3, [sp, #0]
 8000348:	2307      	movs	r3, #7
 800034a:	4622      	mov	r2, r4
 800034c:	f8bd 101c 	ldrh.w	r1, [sp, #28]
 8000350:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8000354:	f000 fca5 	bl	8000ca2 <aci_gatt_update_char_value>
  ret = aci_gatt_update_char_value(gap_service_handle,
 8000358:	ab06      	add	r3, sp, #24
 800035a:	9300      	str	r3, [sp, #0]
 800035c:	2302      	movs	r3, #2
 800035e:	4622      	mov	r2, r4
 8000360:	f8bd 101a 	ldrh.w	r1, [sp, #26]
 8000364:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8000368:	f000 fc9b 	bl	8000ca2 <aci_gatt_update_char_value>
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800036c:	2202      	movs	r2, #2
 800036e:	4611      	mov	r1, r2
 8000370:	4620      	mov	r0, r4
 8000372:	f000 fdc5 	bl	8000f00 <hci_le_set_default_phy>
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8000376:	4d14      	ldr	r5, [pc, #80]	@ (80003c8 <Ble_Hci_Gap_Gatt_Init+0xf4>)
 8000378:	2601      	movs	r6, #1
 800037a:	702e      	strb	r6, [r5, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800037c:	4630      	mov	r0, r6
 800037e:	f000 facb 	bl	8000918 <aci_gap_set_io_capability>
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8000382:	706e      	strb	r6, [r5, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8000384:	2308      	movs	r3, #8
 8000386:	712b      	strb	r3, [r5, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8000388:	2210      	movs	r2, #16
 800038a:	716a      	strb	r2, [r5, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800038c:	70ec      	strb	r4, [r5, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800038e:	490f      	ldr	r1, [pc, #60]	@ (80003cc <Ble_Hci_Gap_Gatt_Init+0xf8>)
 8000390:	60a9      	str	r1, [r5, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8000392:	70ae      	strb	r6, [r5, #2]
  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8000394:	9404      	str	r4, [sp, #16]
 8000396:	9103      	str	r1, [sp, #12]
 8000398:	9402      	str	r4, [sp, #8]
 800039a:	9201      	str	r2, [sp, #4]
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	4623      	mov	r3, r4
 80003a0:	4632      	mov	r2, r6
 80003a2:	4631      	mov	r1, r6
 80003a4:	4630      	mov	r0, r6
 80003a6:	f000 fadd 	bl	8000964 <aci_gap_set_authentication_requirement>
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80003aa:	78ab      	ldrb	r3, [r5, #2]
 80003ac:	b90b      	cbnz	r3, 80003b2 <Ble_Hci_Gap_Gatt_Init+0xde>
}
 80003ae:	b008      	add	sp, #32
 80003b0:	bd70      	pop	{r4, r5, r6, pc}
    ret = aci_gap_configure_whitelist();
 80003b2:	f000 fb83 	bl	8000abc <aci_gap_configure_filter_accept_list>
}
 80003b6:	e7fa      	b.n	80003ae <Ble_Hci_Gap_Gatt_Init+0xda>
 80003b8:	20000008 	.word	0x20000008
 80003bc:	080093e0 	.word	0x080093e0
 80003c0:	080093d0 	.word	0x080093d0
 80003c4:	08009370 	.word	0x08009370
 80003c8:	200001b8 	.word	0x200001b8
 80003cc:	0001b207 	.word	0x0001b207

080003d0 <Adv_Request>:
{
 80003d0:	b570      	push	{r4, r5, r6, lr}
 80003d2:	b088      	sub	sp, #32
 80003d4:	4604      	mov	r4, r0
  if (NewStatus == APP_BLE_FAST_ADV)
 80003d6:	2801      	cmp	r0, #1
 80003d8:	d028      	beq.n	800042c <Adv_Request+0x5c>
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 80003da:	f44f 667a 	mov.w	r6, #4000	@ 0xfa0
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 80003de:	f44f 65c8 	mov.w	r5, #1600	@ 0x640
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 80003e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000458 <Adv_Request+0x88>)
 80003e4:	f893 0081 	ldrb.w	r0, [r3, #129]	@ 0x81
 80003e8:	f001 fa52 	bl	8001890 <HW_TS_Stop>
  if ((NewStatus == APP_BLE_LP_ADV)
 80003ec:	2c02      	cmp	r4, #2
 80003ee:	d022      	beq.n	8000436 <Adv_Request+0x66>
  BleApplicationContext.Device_Connection_Status = NewStatus;
 80003f0:	4b19      	ldr	r3, [pc, #100]	@ (8000458 <Adv_Request+0x88>)
 80003f2:	f883 4080 	strb.w	r4, [r3, #128]	@ 0x80
  ret = aci_gap_set_discoverable(ADV_IND,
 80003f6:	2000      	movs	r0, #0
 80003f8:	9006      	str	r0, [sp, #24]
 80003fa:	9005      	str	r0, [sp, #20]
 80003fc:	f103 0219 	add.w	r2, r3, #25
 8000400:	9204      	str	r2, [sp, #16]
 8000402:	7e1b      	ldrb	r3, [r3, #24]
 8000404:	9303      	str	r3, [sp, #12]
 8000406:	4b15      	ldr	r3, [pc, #84]	@ (800045c <Adv_Request+0x8c>)
 8000408:	9302      	str	r3, [sp, #8]
 800040a:	2308      	movs	r3, #8
 800040c:	9301      	str	r3, [sp, #4]
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	4603      	mov	r3, r0
 8000412:	4632      	mov	r2, r6
 8000414:	4629      	mov	r1, r5
 8000416:	f000 fa25 	bl	8000864 <aci_gap_set_discoverable>
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 800041a:	4911      	ldr	r1, [pc, #68]	@ (8000460 <Adv_Request+0x90>)
 800041c:	200e      	movs	r0, #14
 800041e:	f000 fb20 	bl	8000a62 <aci_gap_update_adv_data>
  if (ret != BLE_STATUS_SUCCESS)
 8000422:	b908      	cbnz	r0, 8000428 <Adv_Request+0x58>
    if (NewStatus == APP_BLE_FAST_ADV)
 8000424:	2c01      	cmp	r4, #1
 8000426:	d010      	beq.n	800044a <Adv_Request+0x7a>
}
 8000428:	b008      	add	sp, #32
 800042a:	bd70      	pop	{r4, r5, r6, pc}
    Min_Inter = AdvIntervalMin;
 800042c:	4b0d      	ldr	r3, [pc, #52]	@ (8000464 <Adv_Request+0x94>)
 800042e:	881d      	ldrh	r5, [r3, #0]
    Max_Inter = AdvIntervalMax;
 8000430:	4b0d      	ldr	r3, [pc, #52]	@ (8000468 <Adv_Request+0x98>)
 8000432:	881e      	ldrh	r6, [r3, #0]
 8000434:	e7d5      	b.n	80003e2 <Adv_Request+0x12>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8000436:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <Adv_Request+0x88>)
 8000438:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800043c:	3b01      	subs	r3, #1
 800043e:	b2db      	uxtb	r3, r3
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8000440:	2b01      	cmp	r3, #1
 8000442:	d8d5      	bhi.n	80003f0 <Adv_Request+0x20>
    ret = aci_gap_set_non_discoverable();
 8000444:	f000 f9ed 	bl	8000822 <aci_gap_set_non_discoverable>
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 8000448:	e7d2      	b.n	80003f0 <Adv_Request+0x20>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800044a:	4908      	ldr	r1, [pc, #32]	@ (800046c <Adv_Request+0x9c>)
 800044c:	4b02      	ldr	r3, [pc, #8]	@ (8000458 <Adv_Request+0x88>)
 800044e:	f893 0081 	ldrb.w	r0, [r3, #129]	@ 0x81
 8000452:	f001 fa7d 	bl	8001950 <HW_TS_Start>
  return;
 8000456:	e7e7      	b.n	8000428 <Adv_Request+0x58>
 8000458:	200001b8 	.word	0x200001b8
 800045c:	080093c8 	.word	0x080093c8
 8000460:	20000008 	.word	0x20000008
 8000464:	200001b6 	.word	0x200001b6
 8000468:	200001b4 	.word	0x200001b4
 800046c:	0001e046 	.word	0x0001e046

08000470 <APP_BLE_Init>:
{
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	b091      	sub	sp, #68	@ 0x44
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8000474:	f10d 0c04 	add.w	ip, sp, #4
 8000478:	4c28      	ldr	r4, [pc, #160]	@ (800051c <APP_BLE_Init+0xac>)
 800047a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800047c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000480:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000482:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000486:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000488:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800048c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000490:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8000494:	f8ac 2000 	strh.w	r2, [ip]
  Ble_Tl_Init();
 8000498:	f7ff fec8 	bl	800022c <Ble_Tl_Init>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800049c:	2101      	movs	r1, #1
 800049e:	2002      	movs	r0, #2
 80004a0:	f002 f882 	bl	80025a8 <UTIL_LPM_SetOffMode>
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 80004a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000520 <APP_BLE_Init+0xb0>)
 80004a6:	2100      	movs	r1, #0
 80004a8:	2002      	movs	r0, #2
 80004aa:	f002 f9a1 	bl	80027f0 <UTIL_SEQ_RegTask>
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80004ae:	a801      	add	r0, sp, #4
 80004b0:	f001 ff1c 	bl	80022ec <SHCI_C2_BLE_Init>
  if (status != SHCI_Success)
 80004b4:	bb78      	cbnz	r0, 8000516 <APP_BLE_Init+0xa6>
  Ble_Hci_Gap_Gatt_Init();
 80004b6:	f7ff ff0d 	bl	80002d4 <Ble_Hci_Gap_Gatt_Init>
  SVCCTL_Init();
 80004ba:	f007 fafd 	bl	8007ab8 <SVCCTL_Init>
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80004be:	4d19      	ldr	r5, [pc, #100]	@ (8000524 <APP_BLE_Init+0xb4>)
 80004c0:	2400      	movs	r4, #0
 80004c2:	f885 4080 	strb.w	r4, [r5, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80004c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80004ca:	82eb      	strh	r3, [r5, #22]
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80004cc:	4a16      	ldr	r2, [pc, #88]	@ (8000528 <APP_BLE_Init+0xb8>)
 80004ce:	4621      	mov	r1, r4
 80004d0:	2001      	movs	r0, #1
 80004d2:	f002 f98d 	bl	80027f0 <UTIL_SEQ_RegTask>
  ret = aci_hal_set_radio_activity_mask(0x0006);
 80004d6:	2006      	movs	r0, #6
 80004d8:	f000 fc99 	bl	8000e0e <aci_hal_set_radio_activity_mask>
  P2PS_APP_Init();
 80004dc:	f001 fdf6 	bl	80020cc <P2PS_APP_Init>
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 80004e0:	4b12      	ldr	r3, [pc, #72]	@ (800052c <APP_BLE_Init+0xbc>)
 80004e2:	4622      	mov	r2, r4
 80004e4:	f105 0181 	add.w	r1, r5, #129	@ 0x81
 80004e8:	4620      	mov	r0, r4
 80004ea:	f001 f999 	bl	8001820 <HW_TS_Create>
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 80004ee:	4b10      	ldr	r3, [pc, #64]	@ (8000530 <APP_BLE_Init+0xc0>)
 80004f0:	4622      	mov	r2, r4
 80004f2:	f105 0182 	add.w	r1, r5, #130	@ 0x82
 80004f6:	4620      	mov	r0, r4
 80004f8:	f001 f992 	bl	8001820 <HW_TS_Create>
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 80004fc:	766c      	strb	r4, [r5, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 80004fe:	762c      	strb	r4, [r5, #24]
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <APP_BLE_Init+0xc4>)
 8000502:	2280      	movs	r2, #128	@ 0x80
 8000504:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8000506:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <APP_BLE_Init+0xc8>)
 8000508:	22a0      	movs	r2, #160	@ 0xa0
 800050a:	801a      	strh	r2, [r3, #0]
  Adv_Request(APP_BLE_FAST_ADV);
 800050c:	2001      	movs	r0, #1
 800050e:	f7ff ff5f 	bl	80003d0 <Adv_Request>
}
 8000512:	b011      	add	sp, #68	@ 0x44
 8000514:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8000516:	f001 fb03 	bl	8001b20 <Error_Handler>
 800051a:	e7cc      	b.n	80004b6 <APP_BLE_Init+0x46>
 800051c:	080092ec 	.word	0x080092ec
 8000520:	08001015 	.word	0x08001015
 8000524:	200001b8 	.word	0x200001b8
 8000528:	0800020d 	.word	0x0800020d
 800052c:	080001ff 	.word	0x080001ff
 8000530:	080001fd 	.word	0x080001fd
 8000534:	200001b6 	.word	0x200001b6
 8000538:	200001b4 	.word	0x200001b4

0800053c <SVCCTL_App_Notification>:
{
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	b083      	sub	sp, #12
 8000540:	4604      	mov	r4, r0
  switch (p_event_pckt->evt)
 8000542:	7843      	ldrb	r3, [r0, #1]
 8000544:	2b3e      	cmp	r3, #62	@ 0x3e
 8000546:	d01c      	beq.n	8000582 <SVCCTL_App_Notification+0x46>
 8000548:	2bff      	cmp	r3, #255	@ 0xff
 800054a:	d044      	beq.n	80005d6 <SVCCTL_App_Notification+0x9a>
 800054c:	2b05      	cmp	r3, #5
 800054e:	d10f      	bne.n	8000570 <SVCCTL_App_Notification+0x34>
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8000550:	8882      	ldrh	r2, [r0, #4]
 8000552:	4b26      	ldr	r3, [pc, #152]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 8000554:	8adb      	ldrh	r3, [r3, #22]
 8000556:	429a      	cmp	r2, r3
 8000558:	d00d      	beq.n	8000576 <SVCCTL_App_Notification+0x3a>
      Adv_Request(APP_BLE_FAST_ADV);
 800055a:	2001      	movs	r0, #1
 800055c:	f7ff ff38 	bl	80003d0 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8000560:	4823      	ldr	r0, [pc, #140]	@ (80005f0 <SVCCTL_App_Notification+0xb4>)
 8000562:	2301      	movs	r3, #1
 8000564:	7003      	strb	r3, [r0, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8000566:	4b21      	ldr	r3, [pc, #132]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 8000568:	8adb      	ldrh	r3, [r3, #22]
 800056a:	8043      	strh	r3, [r0, #2]
      P2PS_APP_Notification(&HandleNotification);
 800056c:	f001 fdad 	bl	80020ca <P2PS_APP_Notification>
}
 8000570:	2001      	movs	r0, #1
 8000572:	b003      	add	sp, #12
 8000574:	bd30      	pop	{r4, r5, pc}
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8000576:	4b1d      	ldr	r3, [pc, #116]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 8000578:	2200      	movs	r2, #0
 800057a:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800057c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8000580:	e7eb      	b.n	800055a <SVCCTL_App_Notification+0x1e>
      switch (p_meta_evt->subevent)
 8000582:	78c3      	ldrb	r3, [r0, #3]
 8000584:	2b01      	cmp	r3, #1
 8000586:	d00a      	beq.n	800059e <SVCCTL_App_Notification+0x62>
 8000588:	2b0c      	cmp	r3, #12
 800058a:	d1f1      	bne.n	8000570 <SVCCTL_App_Notification+0x34>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 800058c:	f10d 0206 	add.w	r2, sp, #6
 8000590:	f10d 0107 	add.w	r1, sp, #7
 8000594:	4b15      	ldr	r3, [pc, #84]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 8000596:	8ad8      	ldrh	r0, [r3, #22]
 8000598:	f000 fc80 	bl	8000e9c <hci_le_read_phy>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800059c:	e7e8      	b.n	8000570 <SVCCTL_App_Notification+0x34>
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800059e:	4d13      	ldr	r5, [pc, #76]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 80005a0:	f895 0081 	ldrb.w	r0, [r5, #129]	@ 0x81
 80005a4:	f001 f974 	bl	8001890 <HW_TS_Stop>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80005a8:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	d00e      	beq.n	80005ce <SVCCTL_App_Notification+0x92>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80005b0:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 80005b2:	2205      	movs	r2, #5
 80005b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80005b8:	f8b4 3005 	ldrh.w	r3, [r4, #5]
 80005bc:	4a0b      	ldr	r2, [pc, #44]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 80005be:	82d3      	strh	r3, [r2, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 80005c0:	480b      	ldr	r0, [pc, #44]	@ (80005f0 <SVCCTL_App_Notification+0xb4>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	7002      	strb	r2, [r0, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80005c6:	8043      	strh	r3, [r0, #2]
          P2PS_APP_Notification(&HandleNotification);
 80005c8:	f001 fd7f 	bl	80020ca <P2PS_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 80005cc:	e7d0      	b.n	8000570 <SVCCTL_App_Notification+0x34>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80005ce:	2206      	movs	r2, #6
 80005d0:	f885 2080 	strb.w	r2, [r5, #128]	@ 0x80
 80005d4:	e7f0      	b.n	80005b8 <SVCCTL_App_Notification+0x7c>
      switch (p_blecore_evt->ecode)
 80005d6:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 80005da:	f640 430e 	movw	r3, #3086	@ 0xc0e
 80005de:	429a      	cmp	r2, r3
 80005e0:	d1c6      	bne.n	8000570 <SVCCTL_App_Notification+0x34>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80005e2:	4b02      	ldr	r3, [pc, #8]	@ (80005ec <SVCCTL_App_Notification+0xb0>)
 80005e4:	8ad8      	ldrh	r0, [r3, #22]
 80005e6:	f000 fb91 	bl	8000d0c <aci_gatt_confirm_indication>
        break;
 80005ea:	e7c1      	b.n	8000570 <SVCCTL_App_Notification+0x34>
 80005ec:	200001b8 	.word	0x200001b8
 80005f0:	200001b0 	.word	0x200001b0

080005f4 <hci_notify_asynch_evt>:
{
 80005f4:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005f6:	2100      	movs	r1, #0
 80005f8:	2002      	movs	r0, #2
 80005fa:	f001 ffeb 	bl	80025d4 <UTIL_SEQ_SetTask>
}
 80005fe:	bd08      	pop	{r3, pc}

08000600 <hci_cmd_resp_release>:
{
 8000600:	b508      	push	{r3, lr}
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8000602:	2001      	movs	r0, #1
 8000604:	f002 f814 	bl	8002630 <UTIL_SEQ_SetEvt>
}
 8000608:	bd08      	pop	{r3, pc}

0800060a <hci_cmd_resp_wait>:
{
 800060a:	b508      	push	{r3, lr}
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800060c:	2001      	movs	r0, #1
 800060e:	f002 f8c3 	bl	8002798 <UTIL_SEQ_WaitEvt>
}
 8000612:	bd08      	pop	{r3, pc}

08000614 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000614:	b510      	push	{r4, lr}
 8000616:	b088      	sub	sp, #32
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000618:	f10d 0c04 	add.w	ip, sp, #4
 800061c:	4c09      	ldr	r4, [pc, #36]	@ (8000644 <APPD_EnableCPU2+0x30>)
 800061e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000620:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000624:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000628:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 800062c:	f82c 2b02 	strh.w	r2, [ip], #2
 8000630:	0c12      	lsrs	r2, r2, #16
 8000632:	f88c 2000 	strb.w	r2, [ip]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000636:	f007 fb91 	bl	8007d5c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800063a:	a801      	add	r0, sp, #4
 800063c:	f001 fe65 	bl	800230a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
}
 8000640:	b008      	add	sp, #32
 8000642:	bd10      	pop	{r4, pc}
 8000644:	08009328 	.word	0x08009328

08000648 <Init_Rtc>:
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000648:	4b05      	ldr	r3, [pc, #20]	@ (8000660 <Init_Rtc+0x18>)
 800064a:	22ca      	movs	r2, #202	@ 0xca
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800064e:	2253      	movs	r2, #83	@ 0x53
 8000650:	625a      	str	r2, [r3, #36]	@ 0x24
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000652:	689a      	ldr	r2, [r3, #8]
 8000654:	f022 0207 	bic.w	r2, r2, #7
 8000658:	609a      	str	r2, [r3, #8]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800065a:	22ff      	movs	r2, #255	@ 0xff
 800065c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);

  return;
}
 800065e:	4770      	bx	lr
 8000660:	40002800 	.word	0x40002800

08000664 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
  UNUSED(status);
  return;
}
 8000664:	4770      	bx	lr
	...

08000668 <Config_HSE>:
{
 8000668:	b508      	push	{r3, lr}
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 800066a:	2000      	movs	r0, #0
 800066c:	f001 fd18 	bl	80020a0 <OTP_Read>
  if (p_otp)
 8000670:	b168      	cbz	r0, 800068e <Config_HSE+0x26>
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000672:	7981      	ldrb	r1, [r0, #6]
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000674:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000678:	4b05      	ldr	r3, [pc, #20]	@ (8000690 <Config_HSE+0x28>)
 800067a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800067e:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8000682:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000686:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800068a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
}
 800068e:	bd08      	pop	{r3, pc}
 8000690:	cafecafe 	.word	0xcafecafe

08000694 <SystemPower_Config>:
{
 8000694:	b508      	push	{r3, lr}
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000696:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800069a:	6893      	ldr	r3, [r2, #8]
 800069c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006a0:	6093      	str	r3, [r2, #8]
  UTIL_LPM_Init();
 80006a2:	f001 ff77 	bl	8002594 <UTIL_LPM_Init>
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80006a6:	4a05      	ldr	r2, [pc, #20]	@ (80006bc <SystemPower_Config+0x28>)
 80006a8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80006ac:	f023 0307 	bic.w	r3, r3, #7
 80006b0:	f043 0304 	orr.w	r3, r3, #4
 80006b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 80006b8:	bd08      	pop	{r3, pc}
 80006ba:	bf00      	nop
 80006bc:	58000400 	.word	0x58000400

080006c0 <appe_Tl_Init>:
{
 80006c0:	b500      	push	{lr}
 80006c2:	b089      	sub	sp, #36	@ 0x24
  TL_Init();
 80006c4:	f007 fa8a 	bl	8007bdc <TL_Init>
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80006c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000704 <appe_Tl_Init+0x44>)
 80006ca:	2100      	movs	r1, #0
 80006cc:	2004      	movs	r0, #4
 80006ce:	f002 f88f 	bl	80027f0 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80006d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000708 <appe_Tl_Init+0x48>)
 80006d4:	9300      	str	r3, [sp, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80006d6:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <appe_Tl_Init+0x4c>)
 80006d8:	9301      	str	r3, [sp, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80006da:	4669      	mov	r1, sp
 80006dc:	480c      	ldr	r0, [pc, #48]	@ (8000710 <appe_Tl_Init+0x50>)
 80006de:	f001 fec3 	bl	8002468 <shci_init>
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80006e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <appe_Tl_Init+0x54>)
 80006e4:	9302      	str	r3, [sp, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <appe_Tl_Init+0x58>)
 80006e8:	9303      	str	r3, [sp, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80006ea:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <appe_Tl_Init+0x5c>)
 80006ec:	9304      	str	r3, [sp, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80006ee:	f240 533c 	movw	r3, #1340	@ 0x53c
 80006f2:	9305      	str	r3, [sp, #20]
  TL_MM_Init(&tl_mm_config);
 80006f4:	a802      	add	r0, sp, #8
 80006f6:	f007 faff 	bl	8007cf8 <TL_MM_Init>
  TL_Enable();
 80006fa:	f007 fa6b 	bl	8007bd4 <TL_Enable>
}
 80006fe:	b009      	add	sp, #36	@ 0x24
 8000700:	f85d fb04 	ldr.w	pc, [sp], #4
 8000704:	0800248d 	.word	0x0800248d
 8000708:	20030410 	.word	0x20030410
 800070c:	08000665 	.word	0x08000665
 8000710:	08000781 	.word	0x08000781
 8000714:	200301f8 	.word	0x200301f8
 8000718:	20030304 	.word	0x20030304
 800071c:	2003051c 	.word	0x2003051c

08000720 <APPE_SysEvtReadyProcessing>:
  }
  return;
}

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000720:	b500      	push	{lr}
 8000722:	b085      	sub	sp, #20
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000724:	2300      	movs	r3, #0
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	9301      	str	r3, [sp, #4]
 800072a:	9302      	str	r3, [sp, #8]
 800072c:	9303      	str	r3, [sp, #12]
  uint32_t RevisionID=0;
  uint32_t DeviceID=0;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800072e:	6843      	ldr	r3, [r0, #4]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000730:	7b5b      	ldrb	r3, [r3, #13]
 8000732:	b123      	cbz	r3, 800073e <APPE_SysEvtReadyProcessing+0x1e>
    (void)SHCI_C2_Config(&config_param);

    APP_BLE_Init();
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
  }
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000734:	2b01      	cmp	r3, #1
 8000736:	d01e      	beq.n	8000776 <APPE_SysEvtReadyProcessing+0x56>
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
}
 8000738:	b005      	add	sp, #20
 800073a:	f85d fb04 	ldr.w	pc, [sp], #4
    APPD_EnableCPU2();
 800073e:	f7ff ff69 	bl	8000614 <APPD_EnableCPU2>
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000742:	230f      	movs	r3, #15
 8000744:	f88d 3000 	strb.w	r3, [sp]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000748:	237f      	movs	r3, #127	@ 0x7f
 800074a:	f88d 3002 	strb.w	r3, [sp, #2]
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800074e:	4a0b      	ldr	r2, [pc, #44]	@ (800077c <APPE_SysEvtReadyProcessing+0x5c>)
 8000750:	6813      	ldr	r3, [r2, #0]
    config_param.RevisionID = (uint16_t)RevisionID;
 8000752:	0c1b      	lsrs	r3, r3, #16
 8000754:	f8ad 300c 	strh.w	r3, [sp, #12]
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000758:	6813      	ldr	r3, [r2, #0]
    config_param.DeviceID = (uint16_t)DeviceID;
 800075a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800075e:	f8ad 300e 	strh.w	r3, [sp, #14]
    (void)SHCI_C2_Config(&config_param);
 8000762:	4668      	mov	r0, sp
 8000764:	f001 fde0 	bl	8002328 <SHCI_C2_Config>
    APP_BLE_Init();
 8000768:	f7ff fe82 	bl	8000470 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 800076c:	2100      	movs	r1, #0
 800076e:	2001      	movs	r0, #1
 8000770:	f001 ff1a 	bl	80025a8 <UTIL_LPM_SetOffMode>
 8000774:	e7e0      	b.n	8000738 <APPE_SysEvtReadyProcessing+0x18>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000776:	2300      	movs	r3, #0
 8000778:	7003      	strb	r3, [r0, #0]
  return;
 800077a:	e7dd      	b.n	8000738 <APPE_SysEvtReadyProcessing+0x18>
 800077c:	e0042000 	.word	0xe0042000

08000780 <APPE_SysUserEvtRx>:
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000780:	6843      	ldr	r3, [r0, #4]
  switch(p_sys_event->subevtcode)
 8000782:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8000786:	f5b3 4f12 	cmp.w	r3, #37376	@ 0x9200
 800078a:	d000      	beq.n	800078e <APPE_SysUserEvtRx+0xe>
 800078c:	4770      	bx	lr
{
 800078e:	b510      	push	{r4, lr}
 8000790:	b084      	sub	sp, #16
 8000792:	4604      	mov	r4, r0
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000794:	4668      	mov	r0, sp
 8000796:	f001 fdd5 	bl	8002344 <SHCI_GetWirelessFwInfo>
    APPE_SysEvtReadyProcessing(pPayload);
 800079a:	4620      	mov	r0, r4
 800079c:	f7ff ffc0 	bl	8000720 <APPE_SysEvtReadyProcessing>
}
 80007a0:	b004      	add	sp, #16
 80007a2:	bd10      	pop	{r4, pc}

080007a4 <MX_APPE_Config>:
{
 80007a4:	b508      	push	{r3, lr}
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80007a6:	4b03      	ldr	r3, [pc, #12]	@ (80007b4 <MX_APPE_Config+0x10>)
 80007a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007ac:	611a      	str	r2, [r3, #16]
  Config_HSE();
 80007ae:	f7ff ff5b 	bl	8000668 <Config_HSE>
}
 80007b2:	bd08      	pop	{r3, pc}
 80007b4:	58004000 	.word	0x58004000

080007b8 <Init_Exti>:
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 80007b8:	4a03      	ldr	r2, [pc, #12]	@ (80007c8 <Init_Exti+0x10>)
 80007ba:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80007be:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80007c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80007c6:	4770      	bx	lr
 80007c8:	58000800 	.word	0x58000800

080007cc <System_Init>:
{
 80007cc:	b508      	push	{r3, lr}
  Init_Exti();
 80007ce:	f7ff fff3 	bl	80007b8 <Init_Exti>
  Init_Rtc();
 80007d2:	f7ff ff39 	bl	8000648 <Init_Rtc>
}
 80007d6:	bd08      	pop	{r3, pc}

080007d8 <MX_APPE_Init>:
{
 80007d8:	b508      	push	{r3, lr}
  System_Init();       /**< System initialization */
 80007da:	f7ff fff7 	bl	80007cc <System_Init>
  SystemPower_Config(); /**< Configure the system Power Mode */
 80007de:	f7ff ff59 	bl	8000694 <SystemPower_Config>
  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80007e2:	4903      	ldr	r1, [pc, #12]	@ (80007f0 <MX_APPE_Init+0x18>)
 80007e4:	2000      	movs	r0, #0
 80007e6:	f000 ff73 	bl	80016d0 <HW_TS_Init>
  appe_Tl_Init();	/* Initialize all transport layers */
 80007ea:	f7ff ff69 	bl	80006c0 <appe_Tl_Init>
}
 80007ee:	bd08      	pop	{r3, pc}
 80007f0:	2000048c 	.word	0x2000048c

080007f4 <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 80007f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80007f6:	f04f 30ff 	mov.w	r0, #4294967295
 80007fa:	f001 ff31 	bl	8002660 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80007fe:	bd08      	pop	{r3, pc}

08000800 <UTIL_SEQ_Idle>:
{
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
}
 8000800:	4770      	bx	lr

08000802 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8000802:	b508      	push	{r3, lr}
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000804:	2100      	movs	r1, #0
 8000806:	2004      	movs	r0, #4
 8000808:	f001 fee4 	bl	80025d4 <UTIL_SEQ_SetTask>
  return;
}
 800080c:	bd08      	pop	{r3, pc}

0800080e <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800080e:	b508      	push	{r3, lr}
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000810:	2002      	movs	r0, #2
 8000812:	f001 ff0d 	bl	8002630 <UTIL_SEQ_SetEvt>
  return;
}
 8000816:	bd08      	pop	{r3, pc}

08000818 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8000818:	b508      	push	{r3, lr}
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800081a:	2002      	movs	r0, #2
 800081c:	f001 ffbc 	bl	8002798 <UTIL_SEQ_WaitEvt>
  return;
}
 8000820:	bd08      	pop	{r3, pc}

08000822 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8000822:	b510      	push	{r4, lr}
 8000824:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000826:	2400      	movs	r4, #0
 8000828:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800082c:	2218      	movs	r2, #24
 800082e:	4621      	mov	r1, r4
 8000830:	a802      	add	r0, sp, #8
 8000832:	f001 fc31 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000836:	233f      	movs	r3, #63	@ 0x3f
 8000838:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x081;
 800083c:	2381      	movs	r3, #129	@ 0x81
 800083e:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000842:	f10d 0307 	add.w	r3, sp, #7
 8000846:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000848:	2301      	movs	r3, #1
 800084a:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800084c:	4621      	mov	r1, r4
 800084e:	a802      	add	r0, sp, #8
 8000850:	f000 fc20 	bl	8001094 <hci_send_req>
 8000854:	42a0      	cmp	r0, r4
 8000856:	db03      	blt.n	8000860 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000858:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800085c:	b008      	add	sp, #32
 800085e:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000860:	20ff      	movs	r0, #255	@ 0xff
 8000862:	e7fb      	b.n	800085c <aci_gap_set_non_discoverable+0x3a>

08000864 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8000864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000868:	b0cb      	sub	sp, #300	@ 0x12c
 800086a:	469c      	mov	ip, r3
 800086c:	f89d 6154 	ldrb.w	r6, [sp, #340]	@ 0x154
 8000870:	f89d 515c 	ldrb.w	r5, [sp, #348]	@ 0x15c
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8000874:	f106 0a08 	add.w	sl, r6, #8
 8000878:	ac04      	add	r4, sp, #16
 800087a:	eb04 0b0a 	add.w	fp, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800087e:	1977      	adds	r7, r6, r5
 8000880:	3709      	adds	r7, #9
 8000882:	19e3      	adds	r3, r4, r7
 8000884:	9301      	str	r3, [sp, #4]
  tBleStatus status = 0;
 8000886:	f10d 090f 	add.w	r9, sp, #15
 800088a:	f04f 0800 	mov.w	r8, #0
 800088e:	f88d 800f 	strb.w	r8, [sp, #15]
  int index_input = 0;
  cp0->Advertising_Type = Advertising_Type;
 8000892:	f88d 0010 	strb.w	r0, [sp, #16]
  index_input += 1;
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8000896:	f8ad 1011 	strh.w	r1, [sp, #17]
  index_input += 2;
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800089a:	f8ad 2013 	strh.w	r2, [sp, #19]
  index_input += 2;
  cp0->Own_Address_Type = Own_Address_Type;
 800089e:	f88d c015 	strb.w	ip, [sp, #21]
  index_input += 1;
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 80008a2:	f89d 3150 	ldrb.w	r3, [sp, #336]	@ 0x150
 80008a6:	f88d 3016 	strb.w	r3, [sp, #22]
  index_input += 1;
  cp0->Local_Name_Length = Local_Name_Length;
 80008aa:	f88d 6017 	strb.w	r6, [sp, #23]
  index_input += 1;
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 80008ae:	4632      	mov	r2, r6
 80008b0:	9956      	ldr	r1, [sp, #344]	@ 0x158
 80008b2:	a806      	add	r0, sp, #24
 80008b4:	f001 fbec 	bl	8002090 <Osal_MemCpy>
    index_input += Local_Name_Length;
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 80008b8:	f804 500a 	strb.w	r5, [r4, sl]
    }
    index_input += 1;
 80008bc:	3609      	adds	r6, #9
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80008be:	462a      	mov	r2, r5
 80008c0:	9958      	ldr	r1, [sp, #352]	@ 0x160
 80008c2:	f10b 0001 	add.w	r0, fp, #1
 80008c6:	f001 fbe3 	bl	8002090 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80008ca:	4435      	add	r5, r6
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80008cc:	f8bd 3164 	ldrh.w	r3, [sp, #356]	@ 0x164
 80008d0:	53e3      	strh	r3, [r4, r7]
    }
    index_input += 2;
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80008d2:	f8bd 3168 	ldrh.w	r3, [sp, #360]	@ 0x168
 80008d6:	9a01      	ldr	r2, [sp, #4]
 80008d8:	8053      	strh	r3, [r2, #2]
    }
    index_input += 2;
 80008da:	3504      	adds	r5, #4
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80008dc:	2218      	movs	r2, #24
 80008de:	4641      	mov	r1, r8
 80008e0:	a844      	add	r0, sp, #272	@ 0x110
 80008e2:	f001 fbd9 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 80008e6:	233f      	movs	r3, #63	@ 0x3f
 80008e8:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
  rq.ocf = 0x083;
 80008ec:	2383      	movs	r3, #131	@ 0x83
 80008ee:	f8ad 3112 	strh.w	r3, [sp, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80008f2:	9446      	str	r4, [sp, #280]	@ 0x118
  rq.clen = index_input;
 80008f4:	9547      	str	r5, [sp, #284]	@ 0x11c
  rq.rparam = &status;
 80008f6:	f8cd 9120 	str.w	r9, [sp, #288]	@ 0x120
  rq.rlen = 1;
 80008fa:	2301      	movs	r3, #1
 80008fc:	9349      	str	r3, [sp, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80008fe:	4641      	mov	r1, r8
 8000900:	a844      	add	r0, sp, #272	@ 0x110
 8000902:	f000 fbc7 	bl	8001094 <hci_send_req>
 8000906:	4540      	cmp	r0, r8
 8000908:	db04      	blt.n	8000914 <aci_gap_set_discoverable+0xb0>
    return BLE_STATUS_TIMEOUT;
  return status;
 800090a:	f89d 000f 	ldrb.w	r0, [sp, #15]
}
 800090e:	b04b      	add	sp, #300	@ 0x12c
 8000910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return BLE_STATUS_TIMEOUT;
 8000914:	20ff      	movs	r0, #255	@ 0xff
 8000916:	e7fa      	b.n	800090e <aci_gap_set_discoverable+0xaa>

08000918 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8000918:	b570      	push	{r4, r5, r6, lr}
 800091a:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 800091c:	f10d 0507 	add.w	r5, sp, #7
 8000920:	2400      	movs	r4, #0
 8000922:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->IO_Capability = IO_Capability;
 8000926:	ae02      	add	r6, sp, #8
 8000928:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800092c:	2218      	movs	r2, #24
 800092e:	4621      	mov	r1, r4
 8000930:	a842      	add	r0, sp, #264	@ 0x108
 8000932:	f001 fbb1 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000936:	233f      	movs	r3, #63	@ 0x3f
 8000938:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x085;
 800093c:	2385      	movs	r3, #133	@ 0x85
 800093e:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000942:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000944:	2301      	movs	r3, #1
 8000946:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000948:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 800094a:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800094c:	4621      	mov	r1, r4
 800094e:	a842      	add	r0, sp, #264	@ 0x108
 8000950:	f000 fba0 	bl	8001094 <hci_send_req>
 8000954:	42a0      	cmp	r0, r4
 8000956:	db03      	blt.n	8000960 <aci_gap_set_io_capability+0x48>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000958:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800095c:	b048      	add	sp, #288	@ 0x120
 800095e:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000960:	20ff      	movs	r0, #255	@ 0xff
 8000962:	e7fb      	b.n	800095c <aci_gap_set_io_capability+0x44>

08000964 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8000964:	b570      	push	{r4, r5, r6, lr}
 8000966:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000968:	f10d 0607 	add.w	r6, sp, #7
 800096c:	2500      	movs	r5, #0
 800096e:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->Bonding_Mode = Bonding_Mode;
 8000972:	ac02      	add	r4, sp, #8
 8000974:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->MITM_Mode = MITM_Mode;
 8000978:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  cp0->SC_Support = SC_Support;
 800097c:	f88d 200a 	strb.w	r2, [sp, #10]
  index_input += 1;
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8000980:	f88d 300b 	strb.w	r3, [sp, #11]
  index_input += 1;
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8000984:	f89d 3130 	ldrb.w	r3, [sp, #304]	@ 0x130
 8000988:	f88d 300c 	strb.w	r3, [sp, #12]
  index_input += 1;
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800098c:	f89d 3134 	ldrb.w	r3, [sp, #308]	@ 0x134
 8000990:	f88d 300d 	strb.w	r3, [sp, #13]
  index_input += 1;
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8000994:	f89d 3138 	ldrb.w	r3, [sp, #312]	@ 0x138
 8000998:	f88d 300e 	strb.w	r3, [sp, #14]
  index_input += 1;
  cp0->Fixed_Pin = Fixed_Pin;
 800099c:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 800099e:	f8cd 300f 	str.w	r3, [sp, #15]
  index_input += 4;
  cp0->Identity_Address_Type = Identity_Address_Type;
 80009a2:	f89d 3140 	ldrb.w	r3, [sp, #320]	@ 0x140
 80009a6:	f88d 3013 	strb.w	r3, [sp, #19]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80009aa:	2218      	movs	r2, #24
 80009ac:	4629      	mov	r1, r5
 80009ae:	a842      	add	r0, sp, #264	@ 0x108
 80009b0:	f001 fb72 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 80009b4:	233f      	movs	r3, #63	@ 0x3f
 80009b6:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x086;
 80009ba:	2386      	movs	r3, #134	@ 0x86
 80009bc:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 80009c0:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 80009c2:	230c      	movs	r3, #12
 80009c4:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 80009c6:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 80009c8:	2301      	movs	r3, #1
 80009ca:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80009cc:	4629      	mov	r1, r5
 80009ce:	a842      	add	r0, sp, #264	@ 0x108
 80009d0:	f000 fb60 	bl	8001094 <hci_send_req>
 80009d4:	42a8      	cmp	r0, r5
 80009d6:	db03      	blt.n	80009e0 <aci_gap_set_authentication_requirement+0x7c>
    return BLE_STATUS_TIMEOUT;
  return status;
 80009d8:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80009dc:	b048      	add	sp, #288	@ 0x120
 80009de:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 80009e0:	20ff      	movs	r0, #255	@ 0xff
 80009e2:	e7fb      	b.n	80009dc <aci_gap_set_authentication_requirement+0x78>

080009e4 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 80009e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009e8:	b0c8      	sub	sp, #288	@ 0x120
 80009ea:	4607      	mov	r7, r0
 80009ec:	460e      	mov	r6, r1
 80009ee:	4615      	mov	r5, r2
 80009f0:	4698      	mov	r8, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80009f2:	2207      	movs	r2, #7
 80009f4:	2100      	movs	r1, #0
 80009f6:	4668      	mov	r0, sp
 80009f8:	f001 fb4e 	bl	8002098 <Osal_MemSet>
  int index_input = 0;
  cp0->Role = Role;
 80009fc:	ac02      	add	r4, sp, #8
 80009fe:	f88d 7008 	strb.w	r7, [sp, #8]
  index_input += 1;
  cp0->privacy_enabled = privacy_enabled;
 8000a02:	f88d 6009 	strb.w	r6, [sp, #9]
  index_input += 1;
  cp0->device_name_char_len = device_name_char_len;
 8000a06:	f88d 500a 	strb.w	r5, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000a0a:	2218      	movs	r2, #24
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	a842      	add	r0, sp, #264	@ 0x108
 8000a10:	f001 fb42 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000a14:	233f      	movs	r3, #63	@ 0x3f
 8000a16:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x08a;
 8000a1a:	238a      	movs	r3, #138	@ 0x8a
 8000a1c:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000a20:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000a22:	2303      	movs	r3, #3
 8000a24:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8000a26:	f8cd d118 	str.w	sp, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8000a2a:	2307      	movs	r3, #7
 8000a2c:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000a2e:	2100      	movs	r1, #0
 8000a30:	a842      	add	r0, sp, #264	@ 0x108
 8000a32:	f000 fb2f 	bl	8001094 <hci_send_req>
 8000a36:	2800      	cmp	r0, #0
 8000a38:	db11      	blt.n	8000a5e <aci_gap_init+0x7a>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8000a3a:	f89d 0000 	ldrb.w	r0, [sp]
 8000a3e:	b958      	cbnz	r0, 8000a58 <aci_gap_init+0x74>
    return resp.Status;
  *Service_Handle = resp.Service_Handle;
 8000a40:	f8bd 3001 	ldrh.w	r3, [sp, #1]
 8000a44:	f8a8 3000 	strh.w	r3, [r8]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8000a48:	f8bd 2003 	ldrh.w	r2, [sp, #3]
 8000a4c:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 8000a4e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8000a50:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8000a54:	9b4f      	ldr	r3, [sp, #316]	@ 0x13c
 8000a56:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8000a58:	b048      	add	sp, #288	@ 0x120
 8000a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return BLE_STATUS_TIMEOUT;
 8000a5e:	20ff      	movs	r0, #255	@ 0xff
 8000a60:	e7fa      	b.n	8000a58 <aci_gap_init+0x74>

08000a62 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8000a62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a64:	b0c9      	sub	sp, #292	@ 0x124
 8000a66:	4604      	mov	r4, r0
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000a68:	f10d 0607 	add.w	r6, sp, #7
 8000a6c:	2500      	movs	r5, #0
 8000a6e:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->AdvDataLen = AdvDataLen;
 8000a72:	af02      	add	r7, sp, #8
 8000a74:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8000a78:	4602      	mov	r2, r0
 8000a7a:	f10d 0009 	add.w	r0, sp, #9
 8000a7e:	f001 fb07 	bl	8002090 <Osal_MemCpy>
  index_input += AdvDataLen;
 8000a82:	3401      	adds	r4, #1
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000a84:	2218      	movs	r2, #24
 8000a86:	4629      	mov	r1, r5
 8000a88:	a842      	add	r0, sp, #264	@ 0x108
 8000a8a:	f001 fb05 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000a8e:	233f      	movs	r3, #63	@ 0x3f
 8000a90:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x08e;
 8000a94:	238e      	movs	r3, #142	@ 0x8e
 8000a96:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000a9a:	9744      	str	r7, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000a9c:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000a9e:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000aa4:	4629      	mov	r1, r5
 8000aa6:	a842      	add	r0, sp, #264	@ 0x108
 8000aa8:	f000 faf4 	bl	8001094 <hci_send_req>
 8000aac:	42a8      	cmp	r0, r5
 8000aae:	db03      	blt.n	8000ab8 <aci_gap_update_adv_data+0x56>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000ab0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000ab4:	b049      	add	sp, #292	@ 0x124
 8000ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8000ab8:	20ff      	movs	r0, #255	@ 0xff
 8000aba:	e7fb      	b.n	8000ab4 <aci_gap_update_adv_data+0x52>

08000abc <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8000abc:	b510      	push	{r4, lr}
 8000abe:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000ac0:	2400      	movs	r4, #0
 8000ac2:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000ac6:	2218      	movs	r2, #24
 8000ac8:	4621      	mov	r1, r4
 8000aca:	a802      	add	r0, sp, #8
 8000acc:	f001 fae4 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000ad0:	233f      	movs	r3, #63	@ 0x3f
 8000ad2:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x092;
 8000ad6:	2392      	movs	r3, #146	@ 0x92
 8000ad8:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000adc:	f10d 0307 	add.w	r3, sp, #7
 8000ae0:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000ae6:	4621      	mov	r1, r4
 8000ae8:	a802      	add	r0, sp, #8
 8000aea:	f000 fad3 	bl	8001094 <hci_send_req>
 8000aee:	42a0      	cmp	r0, r4
 8000af0:	db03      	blt.n	8000afa <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000af2:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000af6:	b008      	add	sp, #32
 8000af8:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000afa:	20ff      	movs	r0, #255	@ 0xff
 8000afc:	e7fb      	b.n	8000af6 <aci_gap_configure_filter_accept_list+0x3a>

08000afe <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8000afe:	b510      	push	{r4, lr}
 8000b00:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000b02:	2400      	movs	r4, #0
 8000b04:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000b08:	2218      	movs	r2, #24
 8000b0a:	4621      	mov	r1, r4
 8000b0c:	a802      	add	r0, sp, #8
 8000b0e:	f001 fac3 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000b12:	233f      	movs	r3, #63	@ 0x3f
 8000b14:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x101;
 8000b18:	f240 1301 	movw	r3, #257	@ 0x101
 8000b1c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000b20:	f10d 0307 	add.w	r3, sp, #7
 8000b24:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000b26:	2301      	movs	r3, #1
 8000b28:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000b2a:	4621      	mov	r1, r4
 8000b2c:	a802      	add	r0, sp, #8
 8000b2e:	f000 fab1 	bl	8001094 <hci_send_req>
 8000b32:	42a0      	cmp	r0, r4
 8000b34:	db03      	blt.n	8000b3e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000b36:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000b3a:	b008      	add	sp, #32
 8000b3c:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000b3e:	20ff      	movs	r0, #255	@ 0xff
 8000b40:	e7fb      	b.n	8000b3a <aci_gatt_init+0x3c>

08000b42 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8000b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b46:	b0c8      	sub	sp, #288	@ 0x120
 8000b48:	4604      	mov	r4, r0
 8000b4a:	4688      	mov	r8, r1
 8000b4c:	4617      	mov	r7, r2
 8000b4e:	461e      	mov	r6, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8000b50:	2801      	cmp	r0, #1
 8000b52:	d013      	beq.n	8000b7c <aci_gatt_add_service+0x3a>
 8000b54:	2802      	cmp	r0, #2
 8000b56:	d00f      	beq.n	8000b78 <aci_gatt_add_service+0x36>
 8000b58:	2501      	movs	r5, #1
 8000b5a:	ab02      	add	r3, sp, #8
 8000b5c:	441d      	add	r5, r3
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8000b5e:	2203      	movs	r2, #3
 8000b60:	2100      	movs	r1, #0
 8000b62:	a801      	add	r0, sp, #4
 8000b64:	f001 fa98 	bl	8002098 <Osal_MemSet>
  int index_input = 0;
  cp0->Service_UUID_Type = Service_UUID_Type;
 8000b68:	f88d 4008 	strb.w	r4, [sp, #8]
  index_input += 1;
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8000b6c:	2c01      	cmp	r4, #1
 8000b6e:	d007      	beq.n	8000b80 <aci_gatt_add_service+0x3e>
 8000b70:	2c02      	cmp	r4, #2
 8000b72:	d132      	bne.n	8000bda <aci_gatt_add_service+0x98>
    {
      case 1: size = 2; break;
      case 2: size = 16; break;
 8000b74:	2410      	movs	r4, #16
 8000b76:	e004      	b.n	8000b82 <aci_gatt_add_service+0x40>
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8000b78:	2511      	movs	r5, #17
 8000b7a:	e7ee      	b.n	8000b5a <aci_gatt_add_service+0x18>
 8000b7c:	2503      	movs	r5, #3
 8000b7e:	e7ec      	b.n	8000b5a <aci_gatt_add_service+0x18>
    switch ( Service_UUID_Type )
 8000b80:	2402      	movs	r4, #2
      default: return BLE_STATUS_ERROR;
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8000b82:	4622      	mov	r2, r4
 8000b84:	4641      	mov	r1, r8
 8000b86:	f10d 0009 	add.w	r0, sp, #9
 8000b8a:	f001 fa81 	bl	8002090 <Osal_MemCpy>
    index_input += size;
    {
      cp1->Service_Type = Service_Type;
 8000b8e:	702f      	strb	r7, [r5, #0]
    }
    index_input += 1;
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8000b90:	706e      	strb	r6, [r5, #1]
    }
    index_input += 1;
 8000b92:	3403      	adds	r4, #3
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000b94:	2218      	movs	r2, #24
 8000b96:	2100      	movs	r1, #0
 8000b98:	a842      	add	r0, sp, #264	@ 0x108
 8000b9a:	f001 fa7d 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000b9e:	233f      	movs	r3, #63	@ 0x3f
 8000ba0:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x102;
 8000ba4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000ba8:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000bac:	ab02      	add	r3, sp, #8
 8000bae:	9344      	str	r3, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000bb0:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8000bb2:	ab01      	add	r3, sp, #4
 8000bb4:	9346      	str	r3, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000bba:	2100      	movs	r1, #0
 8000bbc:	a842      	add	r0, sp, #264	@ 0x108
 8000bbe:	f000 fa69 	bl	8001094 <hci_send_req>
 8000bc2:	2800      	cmp	r0, #0
 8000bc4:	db0b      	blt.n	8000bde <aci_gatt_add_service+0x9c>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8000bc6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8000bca:	b918      	cbnz	r0, 8000bd4 <aci_gatt_add_service+0x92>
    return resp.Status;
  *Service_Handle = resp.Service_Handle;
 8000bcc:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8000bd0:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 8000bd2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8000bd4:	b048      	add	sp, #288	@ 0x120
 8000bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch ( Service_UUID_Type )
 8000bda:	2097      	movs	r0, #151	@ 0x97
 8000bdc:	e7fa      	b.n	8000bd4 <aci_gatt_add_service+0x92>
    return BLE_STATUS_TIMEOUT;
 8000bde:	20ff      	movs	r0, #255	@ 0xff
 8000be0:	e7f8      	b.n	8000bd4 <aci_gatt_add_service+0x92>

08000be2 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8000be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000be6:	b0c8      	sub	sp, #288	@ 0x120
 8000be8:	4606      	mov	r6, r0
 8000bea:	460c      	mov	r4, r1
 8000bec:	4690      	mov	r8, r2
 8000bee:	461f      	mov	r7, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8000bf0:	2901      	cmp	r1, #1
 8000bf2:	d015      	beq.n	8000c20 <aci_gatt_add_char+0x3e>
 8000bf4:	2902      	cmp	r1, #2
 8000bf6:	d011      	beq.n	8000c1c <aci_gatt_add_char+0x3a>
 8000bf8:	2503      	movs	r5, #3
 8000bfa:	ab02      	add	r3, sp, #8
 8000bfc:	441d      	add	r5, r3
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8000bfe:	2203      	movs	r2, #3
 8000c00:	2100      	movs	r1, #0
 8000c02:	a801      	add	r0, sp, #4
 8000c04:	f001 fa48 	bl	8002098 <Osal_MemSet>
  int index_input = 0;
  cp0->Service_Handle = Service_Handle;
 8000c08:	f8ad 6008 	strh.w	r6, [sp, #8]
  index_input += 2;
  cp0->Char_UUID_Type = Char_UUID_Type;
 8000c0c:	f88d 400a 	strb.w	r4, [sp, #10]
  index_input += 1;
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8000c10:	2c01      	cmp	r4, #1
 8000c12:	d007      	beq.n	8000c24 <aci_gatt_add_char+0x42>
 8000c14:	2c02      	cmp	r4, #2
 8000c16:	d140      	bne.n	8000c9a <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
      case 2: size = 16; break;
 8000c18:	2410      	movs	r4, #16
 8000c1a:	e004      	b.n	8000c26 <aci_gatt_add_char+0x44>
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8000c1c:	2513      	movs	r5, #19
 8000c1e:	e7ec      	b.n	8000bfa <aci_gatt_add_char+0x18>
 8000c20:	2505      	movs	r5, #5
 8000c22:	e7ea      	b.n	8000bfa <aci_gatt_add_char+0x18>
    switch ( Char_UUID_Type )
 8000c24:	2402      	movs	r4, #2
      default: return BLE_STATUS_ERROR;
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8000c26:	4622      	mov	r2, r4
 8000c28:	4641      	mov	r1, r8
 8000c2a:	f10d 000b 	add.w	r0, sp, #11
 8000c2e:	f001 fa2f 	bl	8002090 <Osal_MemCpy>
    index_input += size;
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8000c32:	802f      	strh	r7, [r5, #0]
    }
    index_input += 2;
    {
      cp1->Char_Properties = Char_Properties;
 8000c34:	f89d 3138 	ldrb.w	r3, [sp, #312]	@ 0x138
 8000c38:	70ab      	strb	r3, [r5, #2]
    }
    index_input += 1;
    {
      cp1->Security_Permissions = Security_Permissions;
 8000c3a:	f89d 313c 	ldrb.w	r3, [sp, #316]	@ 0x13c
 8000c3e:	70eb      	strb	r3, [r5, #3]
    }
    index_input += 1;
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8000c40:	f89d 3140 	ldrb.w	r3, [sp, #320]	@ 0x140
 8000c44:	712b      	strb	r3, [r5, #4]
    }
    index_input += 1;
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8000c46:	f89d 3144 	ldrb.w	r3, [sp, #324]	@ 0x144
 8000c4a:	716b      	strb	r3, [r5, #5]
    }
    index_input += 1;
    {
      cp1->Is_Variable = Is_Variable;
 8000c4c:	f89d 3148 	ldrb.w	r3, [sp, #328]	@ 0x148
 8000c50:	71ab      	strb	r3, [r5, #6]
    }
    index_input += 1;
 8000c52:	340a      	adds	r4, #10
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000c54:	2218      	movs	r2, #24
 8000c56:	2100      	movs	r1, #0
 8000c58:	a842      	add	r0, sp, #264	@ 0x108
 8000c5a:	f001 fa1d 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000c5e:	233f      	movs	r3, #63	@ 0x3f
 8000c60:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x104;
 8000c64:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000c68:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000c6c:	ab02      	add	r3, sp, #8
 8000c6e:	9344      	str	r3, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000c70:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8000c72:	ab01      	add	r3, sp, #4
 8000c74:	9346      	str	r3, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8000c76:	2303      	movs	r3, #3
 8000c78:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	a842      	add	r0, sp, #264	@ 0x108
 8000c7e:	f000 fa09 	bl	8001094 <hci_send_req>
 8000c82:	2800      	cmp	r0, #0
 8000c84:	db0b      	blt.n	8000c9e <aci_gatt_add_char+0xbc>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8000c86:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8000c8a:	b918      	cbnz	r0, 8000c94 <aci_gatt_add_char+0xb2>
    return resp.Status;
  *Char_Handle = resp.Char_Handle;
 8000c8c:	f8bd 2005 	ldrh.w	r2, [sp, #5]
 8000c90:	9b53      	ldr	r3, [sp, #332]	@ 0x14c
 8000c92:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
}
 8000c94:	b048      	add	sp, #288	@ 0x120
 8000c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch ( Char_UUID_Type )
 8000c9a:	2097      	movs	r0, #151	@ 0x97
 8000c9c:	e7fa      	b.n	8000c94 <aci_gatt_add_char+0xb2>
    return BLE_STATUS_TIMEOUT;
 8000c9e:	20ff      	movs	r0, #255	@ 0xff
 8000ca0:	e7f8      	b.n	8000c94 <aci_gatt_add_char+0xb2>

08000ca2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8000ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca4:	b0c9      	sub	sp, #292	@ 0x124
 8000ca6:	461c      	mov	r4, r3
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000ca8:	f10d 0707 	add.w	r7, sp, #7
 8000cac:	2600      	movs	r6, #0
 8000cae:	f88d 6007 	strb.w	r6, [sp, #7]
  int index_input = 0;
  cp0->Service_Handle = Service_Handle;
 8000cb2:	ad02      	add	r5, sp, #8
 8000cb4:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  cp0->Char_Handle = Char_Handle;
 8000cb8:	f8ad 100a 	strh.w	r1, [sp, #10]
  index_input += 2;
  cp0->Val_Offset = Val_Offset;
 8000cbc:	f88d 200c 	strb.w	r2, [sp, #12]
  index_input += 1;
  cp0->Char_Value_Length = Char_Value_Length;
 8000cc0:	f88d 300d 	strb.w	r3, [sp, #13]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	994e      	ldr	r1, [sp, #312]	@ 0x138
 8000cc8:	f10d 000e 	add.w	r0, sp, #14
 8000ccc:	f001 f9e0 	bl	8002090 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8000cd0:	3406      	adds	r4, #6
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000cd2:	2218      	movs	r2, #24
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	a842      	add	r0, sp, #264	@ 0x108
 8000cd8:	f001 f9de 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000cdc:	233f      	movs	r3, #63	@ 0x3f
 8000cde:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x106;
 8000ce2:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000ce6:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000cea:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000cec:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000cee:	9746      	str	r7, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000cf4:	4631      	mov	r1, r6
 8000cf6:	a842      	add	r0, sp, #264	@ 0x108
 8000cf8:	f000 f9cc 	bl	8001094 <hci_send_req>
 8000cfc:	42b0      	cmp	r0, r6
 8000cfe:	db03      	blt.n	8000d08 <aci_gatt_update_char_value+0x66>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000d00:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000d04:	b049      	add	sp, #292	@ 0x124
 8000d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8000d08:	20ff      	movs	r0, #255	@ 0xff
 8000d0a:	e7fb      	b.n	8000d04 <aci_gatt_update_char_value+0x62>

08000d0c <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8000d0c:	b570      	push	{r4, r5, r6, lr}
 8000d0e:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000d10:	f10d 0507 	add.w	r5, sp, #7
 8000d14:	2400      	movs	r4, #0
 8000d16:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 8000d1a:	ae02      	add	r6, sp, #8
 8000d1c:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000d20:	2218      	movs	r2, #24
 8000d22:	4621      	mov	r1, r4
 8000d24:	a842      	add	r0, sp, #264	@ 0x108
 8000d26:	f001 f9b7 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000d2a:	233f      	movs	r3, #63	@ 0x3f
 8000d2c:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x125;
 8000d30:	f240 1325 	movw	r3, #293	@ 0x125
 8000d34:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000d38:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000d3e:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000d40:	2301      	movs	r3, #1
 8000d42:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000d44:	4621      	mov	r1, r4
 8000d46:	a842      	add	r0, sp, #264	@ 0x108
 8000d48:	f000 f9a4 	bl	8001094 <hci_send_req>
 8000d4c:	42a0      	cmp	r0, r4
 8000d4e:	db03      	blt.n	8000d58 <aci_gatt_confirm_indication+0x4c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000d50:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000d54:	b048      	add	sp, #288	@ 0x120
 8000d56:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000d58:	20ff      	movs	r0, #255	@ 0xff
 8000d5a:	e7fb      	b.n	8000d54 <aci_gatt_confirm_indication+0x48>

08000d5c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8000d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d5e:	b0c9      	sub	sp, #292	@ 0x124
 8000d60:	460c      	mov	r4, r1
 8000d62:	4611      	mov	r1, r2
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000d64:	f10d 0707 	add.w	r7, sp, #7
 8000d68:	2500      	movs	r5, #0
 8000d6a:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->Offset = Offset;
 8000d6e:	ae02      	add	r6, sp, #8
 8000d70:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->Length = Length;
 8000d74:	f88d 4009 	strb.w	r4, [sp, #9]
  index_input += 1;
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8000d78:	4622      	mov	r2, r4
 8000d7a:	f10d 000a 	add.w	r0, sp, #10
 8000d7e:	f001 f987 	bl	8002090 <Osal_MemCpy>
  index_input += Length;
 8000d82:	3402      	adds	r4, #2
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000d84:	2218      	movs	r2, #24
 8000d86:	4629      	mov	r1, r5
 8000d88:	a842      	add	r0, sp, #264	@ 0x108
 8000d8a:	f001 f985 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000d8e:	233f      	movs	r3, #63	@ 0x3f
 8000d90:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x00c;
 8000d94:	230c      	movs	r3, #12
 8000d96:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000d9a:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000d9c:	9445      	str	r4, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000d9e:	9746      	str	r7, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000da0:	2301      	movs	r3, #1
 8000da2:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000da4:	4629      	mov	r1, r5
 8000da6:	a842      	add	r0, sp, #264	@ 0x108
 8000da8:	f000 f974 	bl	8001094 <hci_send_req>
 8000dac:	42a8      	cmp	r0, r5
 8000dae:	db03      	blt.n	8000db8 <aci_hal_write_config_data+0x5c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000db0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000db4:	b049      	add	sp, #292	@ 0x124
 8000db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8000db8:	20ff      	movs	r0, #255	@ 0xff
 8000dba:	e7fb      	b.n	8000db4 <aci_hal_write_config_data+0x58>

08000dbc <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8000dbc:	b570      	push	{r4, r5, r6, lr}
 8000dbe:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000dc0:	f10d 0607 	add.w	r6, sp, #7
 8000dc4:	2400      	movs	r4, #0
 8000dc6:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->En_High_Power = En_High_Power;
 8000dca:	ad02      	add	r5, sp, #8
 8000dcc:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->PA_Level = PA_Level;
 8000dd0:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000dd4:	2218      	movs	r2, #24
 8000dd6:	4621      	mov	r1, r4
 8000dd8:	a842      	add	r0, sp, #264	@ 0x108
 8000dda:	f001 f95d 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000dde:	233f      	movs	r3, #63	@ 0x3f
 8000de0:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x00f;
 8000de4:	230f      	movs	r3, #15
 8000de6:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000dea:	9544      	str	r5, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000dec:	2302      	movs	r3, #2
 8000dee:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000df0:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000df2:	2301      	movs	r3, #1
 8000df4:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000df6:	4621      	mov	r1, r4
 8000df8:	a842      	add	r0, sp, #264	@ 0x108
 8000dfa:	f000 f94b 	bl	8001094 <hci_send_req>
 8000dfe:	42a0      	cmp	r0, r4
 8000e00:	db03      	blt.n	8000e0a <aci_hal_set_tx_power_level+0x4e>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000e02:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000e06:	b048      	add	sp, #288	@ 0x120
 8000e08:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000e0a:	20ff      	movs	r0, #255	@ 0xff
 8000e0c:	e7fb      	b.n	8000e06 <aci_hal_set_tx_power_level+0x4a>

08000e0e <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8000e0e:	b570      	push	{r4, r5, r6, lr}
 8000e10:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000e12:	f10d 0507 	add.w	r5, sp, #7
 8000e16:	2400      	movs	r4, #0
 8000e18:	f88d 4007 	strb.w	r4, [sp, #7]
  int index_input = 0;
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8000e1c:	ae02      	add	r6, sp, #8
 8000e1e:	f8ad 0008 	strh.w	r0, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000e22:	2218      	movs	r2, #24
 8000e24:	4621      	mov	r1, r4
 8000e26:	a842      	add	r0, sp, #264	@ 0x108
 8000e28:	f001 f936 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x3f;
 8000e2c:	233f      	movs	r3, #63	@ 0x3f
 8000e2e:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x018;
 8000e32:	2318      	movs	r3, #24
 8000e34:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000e38:	9644      	str	r6, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000e3e:	9546      	str	r5, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000e40:	2301      	movs	r3, #1
 8000e42:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000e44:	4621      	mov	r1, r4
 8000e46:	a842      	add	r0, sp, #264	@ 0x108
 8000e48:	f000 f924 	bl	8001094 <hci_send_req>
 8000e4c:	42a0      	cmp	r0, r4
 8000e4e:	db03      	blt.n	8000e58 <aci_hal_set_radio_activity_mask+0x4a>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000e50:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000e54:	b048      	add	sp, #288	@ 0x120
 8000e56:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000e58:	20ff      	movs	r0, #255	@ 0xff
 8000e5a:	e7fb      	b.n	8000e54 <aci_hal_set_radio_activity_mask+0x46>

08000e5c <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8000e5c:	b510      	push	{r4, lr}
 8000e5e:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8000e60:	2400      	movs	r4, #0
 8000e62:	f88d 4007 	strb.w	r4, [sp, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000e66:	2218      	movs	r2, #24
 8000e68:	4621      	mov	r1, r4
 8000e6a:	a802      	add	r0, sp, #8
 8000e6c:	f001 f914 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x03;
 8000e70:	2303      	movs	r3, #3
 8000e72:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = 0x003;
 8000e76:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8000e7a:	f10d 0307 	add.w	r3, sp, #7
 8000e7e:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8000e80:	2301      	movs	r3, #1
 8000e82:	9307      	str	r3, [sp, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000e84:	4621      	mov	r1, r4
 8000e86:	a802      	add	r0, sp, #8
 8000e88:	f000 f904 	bl	8001094 <hci_send_req>
 8000e8c:	42a0      	cmp	r0, r4
 8000e8e:	db03      	blt.n	8000e98 <hci_reset+0x3c>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000e90:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000e94:	b008      	add	sp, #32
 8000e96:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8000e98:	20ff      	movs	r0, #255	@ 0xff
 8000e9a:	e7fb      	b.n	8000e94 <hci_reset+0x38>

08000e9c <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e9e:	b0c9      	sub	sp, #292	@ 0x124
 8000ea0:	4604      	mov	r4, r0
 8000ea2:	460e      	mov	r6, r1
 8000ea4:	4615      	mov	r5, r2
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8000ea6:	2205      	movs	r2, #5
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4668      	mov	r0, sp
 8000eac:	f001 f8f4 	bl	8002098 <Osal_MemSet>
  int index_input = 0;
  cp0->Connection_Handle = Connection_Handle;
 8000eb0:	af02      	add	r7, sp, #8
 8000eb2:	f8ad 4008 	strh.w	r4, [sp, #8]
  index_input += 2;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000eb6:	2218      	movs	r2, #24
 8000eb8:	2100      	movs	r1, #0
 8000eba:	a842      	add	r0, sp, #264	@ 0x108
 8000ebc:	f001 f8ec 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x08;
 8000ec0:	2308      	movs	r3, #8
 8000ec2:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x030;
 8000ec6:	2330      	movs	r3, #48	@ 0x30
 8000ec8:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000ecc:	9744      	str	r7, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &resp;
 8000ed2:	f8cd d118 	str.w	sp, [sp, #280]	@ 0x118
  rq.rlen = sizeof(resp);
 8000ed6:	2305      	movs	r3, #5
 8000ed8:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000eda:	2100      	movs	r1, #0
 8000edc:	a842      	add	r0, sp, #264	@ 0x108
 8000ede:	f000 f8d9 	bl	8001094 <hci_send_req>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	db0a      	blt.n	8000efc <hci_le_read_phy+0x60>
    return BLE_STATUS_TIMEOUT;
  if ( resp.Status )
 8000ee6:	f89d 0000 	ldrb.w	r0, [sp]
 8000eea:	b928      	cbnz	r0, 8000ef8 <hci_le_read_phy+0x5c>
    return resp.Status;
  *TX_PHY = resp.TX_PHY;
 8000eec:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000ef0:	7033      	strb	r3, [r6, #0]
  *RX_PHY = resp.RX_PHY;
 8000ef2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000ef6:	702b      	strb	r3, [r5, #0]
  return BLE_STATUS_SUCCESS;
}
 8000ef8:	b049      	add	sp, #292	@ 0x124
 8000efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8000efc:	20ff      	movs	r0, #255	@ 0xff
 8000efe:	e7fb      	b.n	8000ef8 <hci_le_read_phy+0x5c>

08000f00 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8000f00:	b570      	push	{r4, r5, r6, lr}
 8000f02:	b0c8      	sub	sp, #288	@ 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8000f04:	f10d 0607 	add.w	r6, sp, #7
 8000f08:	2500      	movs	r5, #0
 8000f0a:	f88d 5007 	strb.w	r5, [sp, #7]
  int index_input = 0;
  cp0->ALL_PHYS = ALL_PHYS;
 8000f0e:	ac02      	add	r4, sp, #8
 8000f10:	f88d 0008 	strb.w	r0, [sp, #8]
  index_input += 1;
  cp0->TX_PHYS = TX_PHYS;
 8000f14:	f88d 1009 	strb.w	r1, [sp, #9]
  index_input += 1;
  cp0->RX_PHYS = RX_PHYS;
 8000f18:	f88d 200a 	strb.w	r2, [sp, #10]
  index_input += 1;
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8000f1c:	2218      	movs	r2, #24
 8000f1e:	4629      	mov	r1, r5
 8000f20:	a842      	add	r0, sp, #264	@ 0x108
 8000f22:	f001 f8b9 	bl	8002098 <Osal_MemSet>
  rq.ogf = 0x08;
 8000f26:	2308      	movs	r3, #8
 8000f28:	f8ad 3108 	strh.w	r3, [sp, #264]	@ 0x108
  rq.ocf = 0x031;
 8000f2c:	2331      	movs	r3, #49	@ 0x31
 8000f2e:	f8ad 310a 	strh.w	r3, [sp, #266]	@ 0x10a
  rq.cparam = cmd_buffer;
 8000f32:	9444      	str	r4, [sp, #272]	@ 0x110
  rq.clen = index_input;
 8000f34:	2303      	movs	r3, #3
 8000f36:	9345      	str	r3, [sp, #276]	@ 0x114
  rq.rparam = &status;
 8000f38:	9646      	str	r6, [sp, #280]	@ 0x118
  rq.rlen = 1;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	9347      	str	r3, [sp, #284]	@ 0x11c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8000f3e:	4629      	mov	r1, r5
 8000f40:	a842      	add	r0, sp, #264	@ 0x108
 8000f42:	f000 f8a7 	bl	8001094 <hci_send_req>
 8000f46:	42a8      	cmp	r0, r5
 8000f48:	db03      	blt.n	8000f52 <hci_le_set_default_phy+0x52>
    return BLE_STATUS_TIMEOUT;
  return status;
 8000f4a:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000f4e:	b048      	add	sp, #288	@ 0x120
 8000f50:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000f52:	20ff      	movs	r0, #255	@ 0xff
 8000f54:	e7fb      	b.n	8000f4e <hci_le_set_default_phy+0x4e>
	...

08000f58 <NotifyCmdStatus>:

  return;
}

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8000f58:	b508      	push	{r3, lr}
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8000f5a:	b920      	cbnz	r0, 8000f66 <NotifyCmdStatus+0xe>
  {
    if(StatusNotCallBackFunction != 0)
 8000f5c:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <NotifyCmdStatus+0x1c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	b103      	cbz	r3, 8000f64 <NotifyCmdStatus+0xc>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8000f62:	4798      	blx	r3
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
}
 8000f64:	bd08      	pop	{r3, pc}
    if(StatusNotCallBackFunction != 0)
 8000f66:	4b03      	ldr	r3, [pc, #12]	@ (8000f74 <NotifyCmdStatus+0x1c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0fa      	beq.n	8000f64 <NotifyCmdStatus+0xc>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8000f6e:	2001      	movs	r0, #1
 8000f70:	4798      	blx	r3
  return;
 8000f72:	e7f7      	b.n	8000f64 <NotifyCmdStatus+0xc>
 8000f74:	20000244 	.word	0x20000244

08000f78 <TlInit>:
{
 8000f78:	b510      	push	{r4, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	4604      	mov	r4, r0
  LST_init_head (&HciCmdEventQueue);
 8000f7e:	480a      	ldr	r0, [pc, #40]	@ (8000fa8 <TlInit+0x30>)
 8000f80:	f006 fd24 	bl	80079cc <LST_init_head>
  pCmdBuffer = p_cmdbuffer;
 8000f84:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <TlInit+0x34>)
 8000f86:	601c      	str	r4, [r3, #0]
  LST_init_head (&HciAsynchEventQueue);
 8000f88:	4809      	ldr	r0, [pc, #36]	@ (8000fb0 <TlInit+0x38>)
 8000f8a:	f006 fd1f 	bl	80079cc <LST_init_head>
  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <TlInit+0x3c>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	701a      	strb	r2, [r3, #0]
  if (hciContext.io.Init)
 8000f94:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <TlInit+0x40>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	b123      	cbz	r3, 8000fa4 <TlInit+0x2c>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8000f9a:	9402      	str	r4, [sp, #8]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8000f9c:	4a07      	ldr	r2, [pc, #28]	@ (8000fbc <TlInit+0x44>)
 8000f9e:	9200      	str	r2, [sp, #0]
    hciContext.io.Init(&Conf);
 8000fa0:	4668      	mov	r0, sp
 8000fa2:	4798      	blx	r3
}
 8000fa4:	b004      	add	sp, #16
 8000fa6:	bd10      	pop	{r4, pc}
 8000fa8:	20000248 	.word	0x20000248
 8000fac:	20000144 	.word	0x20000144
 8000fb0:	20000148 	.word	0x20000148
 8000fb4:	20000140 	.word	0x20000140
 8000fb8:	20000250 	.word	0x20000250
 8000fbc:	08001141 	.word	0x08001141

08000fc0 <SendCmd>:
{
 8000fc0:	b510      	push	{r4, lr}
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	4611      	mov	r1, r2
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8000fc6:	4a08      	ldr	r2, [pc, #32]	@ (8000fe8 <SendCmd+0x28>)
 8000fc8:	6814      	ldr	r4, [r2, #0]
 8000fca:	f8a4 0009 	strh.w	r0, [r4, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8000fce:	72e3      	strb	r3, [r4, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	f104 000c 	add.w	r0, r4, #12
 8000fd6:	f008 f811 	bl	8008ffc <memcpy>
  hciContext.io.Send(0,0);
 8000fda:	4b04      	ldr	r3, [pc, #16]	@ (8000fec <SendCmd+0x2c>)
 8000fdc:	691b      	ldr	r3, [r3, #16]
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	4798      	blx	r3
}
 8000fe4:	bd10      	pop	{r4, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000144 	.word	0x20000144
 8000fec:	20000250 	.word	0x20000250

08000ff0 <hci_init>:
{
 8000ff0:	b510      	push	{r4, lr}
 8000ff2:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8000ff4:	684a      	ldr	r2, [r1, #4]
 8000ff6:	4b05      	ldr	r3, [pc, #20]	@ (800100c <hci_init+0x1c>)
 8000ff8:	601a      	str	r2, [r3, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8000ffa:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <hci_init+0x20>)
 8000ffc:	61d8      	str	r0, [r3, #28]
  hci_register_io_bus (&hciContext.io);
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f8b8 	bl	8001174 <hci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8001004:	6820      	ldr	r0, [r4, #0]
 8001006:	f7ff ffb7 	bl	8000f78 <TlInit>
}
 800100a:	bd10      	pop	{r4, pc}
 800100c:	20000244 	.word	0x20000244
 8001010:	20000250 	.word	0x20000250

08001014 <hci_user_evt_proc>:
{
 8001014:	b500      	push	{lr}
 8001016:	b085      	sub	sp, #20
  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8001018:	481b      	ldr	r0, [pc, #108]	@ (8001088 <hci_user_evt_proc+0x74>)
 800101a:	f006 fcda 	bl	80079d2 <LST_is_empty>
 800101e:	b910      	cbnz	r0, 8001026 <hci_user_evt_proc+0x12>
 8001020:	4b1a      	ldr	r3, [pc, #104]	@ (800108c <hci_user_evt_proc+0x78>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b94b      	cbnz	r3, 800103a <hci_user_evt_proc+0x26>
  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8001026:	4818      	ldr	r0, [pc, #96]	@ (8001088 <hci_user_evt_proc+0x74>)
 8001028:	f006 fcd3 	bl	80079d2 <LST_is_empty>
 800102c:	b910      	cbnz	r0, 8001034 <hci_user_evt_proc+0x20>
 800102e:	4b17      	ldr	r3, [pc, #92]	@ (800108c <hci_user_evt_proc+0x78>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	bb23      	cbnz	r3, 800107e <hci_user_evt_proc+0x6a>
}
 8001034:	b005      	add	sp, #20
 8001036:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800103a:	a903      	add	r1, sp, #12
 800103c:	4812      	ldr	r0, [pc, #72]	@ (8001088 <hci_user_evt_proc+0x74>)
 800103e:	f006 fcf8 	bl	8007a32 <LST_remove_head>
    if (hciContext.UserEvtRx != NULL)
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <hci_user_evt_proc+0x7c>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	b18b      	cbz	r3, 800106c <hci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 8001048:	9a03      	ldr	r2, [sp, #12]
 800104a:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800104c:	2201      	movs	r2, #1
 800104e:	f88d 2004 	strb.w	r2, [sp, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8001052:	a801      	add	r0, sp, #4
 8001054:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8001056:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800105a:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <hci_user_evt_proc+0x78>)
 800105c:	701a      	strb	r2, [r3, #0]
    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800105e:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <hci_user_evt_proc+0x78>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b13b      	cbz	r3, 8001074 <hci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 8001064:	9803      	ldr	r0, [sp, #12]
 8001066:	f006 fe6b 	bl	8007d40 <TL_MM_EvtDone>
 800106a:	e7dc      	b.n	8001026 <hci_user_evt_proc+0x12>
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800106c:	4b07      	ldr	r3, [pc, #28]	@ (800108c <hci_user_evt_proc+0x78>)
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
 8001072:	e7f4      	b.n	800105e <hci_user_evt_proc+0x4a>
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8001074:	9903      	ldr	r1, [sp, #12]
 8001076:	4804      	ldr	r0, [pc, #16]	@ (8001088 <hci_user_evt_proc+0x74>)
 8001078:	f006 fcb7 	bl	80079ea <LST_insert_head>
 800107c:	e7d3      	b.n	8001026 <hci_user_evt_proc+0x12>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800107e:	4802      	ldr	r0, [pc, #8]	@ (8001088 <hci_user_evt_proc+0x74>)
 8001080:	f7ff fab8 	bl	80005f4 <hci_notify_asynch_evt>
  return;
 8001084:	e7d6      	b.n	8001034 <hci_user_evt_proc+0x20>
 8001086:	bf00      	nop
 8001088:	20000148 	.word	0x20000148
 800108c:	20000140 	.word	0x20000140
 8001090:	20000250 	.word	0x20000250

08001094 <hci_send_req>:
{
 8001094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001096:	b083      	sub	sp, #12
 8001098:	4607      	mov	r7, r0
  NotifyCmdStatus(HCI_TL_CmdBusy);
 800109a:	2000      	movs	r0, #0
 800109c:	f7ff ff5c 	bl	8000f58 <NotifyCmdStatus>
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80010a0:	887d      	ldrh	r5, [r7, #2]
 80010a2:	883b      	ldrh	r3, [r7, #0]
 80010a4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80010a8:	ea45 2583 	orr.w	r5, r5, r3, lsl #10
 80010ac:	b2ad      	uxth	r5, r5
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 80010ae:	4b22      	ldr	r3, [pc, #136]	@ (8001138 <hci_send_req+0xa4>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80010b4:	68ba      	ldr	r2, [r7, #8]
 80010b6:	7b39      	ldrb	r1, [r7, #12]
 80010b8:	4628      	mov	r0, r5
 80010ba:	f7ff ff81 	bl	8000fc0 <SendCmd>
  local_cmd_status = HCI_TL_CmdBusy;
 80010be:	2600      	movs	r6, #0
  while(local_cmd_status == HCI_TL_CmdBusy)
 80010c0:	2e00      	cmp	r6, #0
 80010c2:	d133      	bne.n	800112c <hci_send_req+0x98>
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 80010c4:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80010c8:	f7ff fa9f 	bl	800060a <hci_cmd_resp_wait>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80010cc:	e005      	b.n	80010da <hci_send_req+0x46>
        if(pcommand_status_event->cmdcode == opcode)
 80010ce:	f8b4 300d 	ldrh.w	r3, [r4, #13]
 80010d2:	42ab      	cmp	r3, r5
 80010d4:	d016      	beq.n	8001104 <hci_send_req+0x70>
        if(pcommand_status_event->numcmd != 0)
 80010d6:	7b23      	ldrb	r3, [r4, #12]
 80010d8:	bb33      	cbnz	r3, 8001128 <hci_send_req+0x94>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80010da:	4818      	ldr	r0, [pc, #96]	@ (800113c <hci_send_req+0xa8>)
 80010dc:	f006 fc79 	bl	80079d2 <LST_is_empty>
 80010e0:	2800      	cmp	r0, #0
 80010e2:	d1ed      	bne.n	80010c0 <hci_send_req+0x2c>
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 80010e4:	a901      	add	r1, sp, #4
 80010e6:	4815      	ldr	r0, [pc, #84]	@ (800113c <hci_send_req+0xa8>)
 80010e8:	f006 fca3 	bl	8007a32 <LST_remove_head>
      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 80010ec:	9c01      	ldr	r4, [sp, #4]
 80010ee:	7a63      	ldrb	r3, [r4, #9]
 80010f0:	2b0f      	cmp	r3, #15
 80010f2:	d0ec      	beq.n	80010ce <hci_send_req+0x3a>
        if(pcommand_complete_event->cmdcode == opcode)
 80010f4:	89a3      	ldrh	r3, [r4, #12]
 80010f6:	42ab      	cmp	r3, r5
 80010f8:	d008      	beq.n	800110c <hci_send_req+0x78>
        if(pcommand_complete_event->numcmd != 0)
 80010fa:	7ae3      	ldrb	r3, [r4, #11]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0ec      	beq.n	80010da <hci_send_req+0x46>
          local_cmd_status = HCI_TL_CmdAvailable;
 8001100:	2601      	movs	r6, #1
 8001102:	e7ea      	b.n	80010da <hci_send_req+0x46>
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	7ae2      	ldrb	r2, [r4, #11]
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	e7e4      	b.n	80010d6 <hci_send_req+0x42>
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800110c:	7aa2      	ldrb	r2, [r4, #10]
 800110e:	3a03      	subs	r2, #3
 8001110:	b2d2      	uxtb	r2, r2
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	429a      	cmp	r2, r3
 8001116:	bfa8      	it	ge
 8001118:	461a      	movge	r2, r3
 800111a:	617a      	str	r2, [r7, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800111c:	f104 010e 	add.w	r1, r4, #14
 8001120:	6938      	ldr	r0, [r7, #16]
 8001122:	f007 ff6b 	bl	8008ffc <memcpy>
 8001126:	e7e8      	b.n	80010fa <hci_send_req+0x66>
          local_cmd_status = HCI_TL_CmdAvailable;
 8001128:	2601      	movs	r6, #1
 800112a:	e7d6      	b.n	80010da <hci_send_req+0x46>
  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800112c:	2001      	movs	r0, #1
 800112e:	f7ff ff13 	bl	8000f58 <NotifyCmdStatus>
}
 8001132:	2000      	movs	r0, #0
 8001134:	b003      	add	sp, #12
 8001136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001138:	20000242 	.word	0x20000242
 800113c:	20000248 	.word	0x20000248

08001140 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8001140:	b510      	push	{r4, lr}
 8001142:	4601      	mov	r1, r0
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8001144:	7a43      	ldrb	r3, [r0, #9]
 8001146:	3b0e      	subs	r3, #14
 8001148:	b2db      	uxtb	r3, r3
 800114a:	2b01      	cmp	r3, #1
 800114c:	d907      	bls.n	800115e <TlEvtReceived+0x1e>
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800114e:	4c07      	ldr	r4, [pc, #28]	@ (800116c <TlEvtReceived+0x2c>)
 8001150:	4620      	mov	r0, r4
 8001152:	f006 fc56 	bl	8007a02 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8001156:	4620      	mov	r0, r4
 8001158:	f7ff fa4c 	bl	80005f4 <hci_notify_asynch_evt>
  }

  return;
}
 800115c:	bd10      	pop	{r4, pc}
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800115e:	4804      	ldr	r0, [pc, #16]	@ (8001170 <TlEvtReceived+0x30>)
 8001160:	f006 fc4f 	bl	8007a02 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8001164:	2000      	movs	r0, #0
 8001166:	f7ff fa4b 	bl	8000600 <hci_cmd_resp_release>
 800116a:	e7f7      	b.n	800115c <TlEvtReceived+0x1c>
 800116c:	20000148 	.word	0x20000148
 8001170:	20000248 	.word	0x20000248

08001174 <hci_register_io_bus>:


void hci_register_io_bus(tHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8001174:	4b02      	ldr	r3, [pc, #8]	@ (8001180 <hci_register_io_bus+0xc>)
 8001176:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_BLE_SendCmd;
 8001178:	4b02      	ldr	r3, [pc, #8]	@ (8001184 <hci_register_io_bus+0x10>)
 800117a:	6103      	str	r3, [r0, #16]

  return;
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	08007c3d 	.word	0x08007c3d
 8001184:	08007c85 	.word	0x08007c85

08001188 <HW_IPCC_Enable>:
}
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8001188:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800118a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800118e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8001192:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001196:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800119a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800119e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80011a4:	9b01      	ldr	r3, [sp, #4]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80011a6:	4b0a      	ldr	r3, [pc, #40]	@ (80011d0 <HW_IPCC_Enable+0x48>)
 80011a8:	6a1a      	ldr	r2, [r3, #32]
 80011aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80011ae:	621a      	str	r2, [r3, #32]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80011b0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80011b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80011b8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80011bc:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80011be:	bf20      	wfe
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80011c0:	4a04      	ldr	r2, [pc, #16]	@ (80011d4 <HW_IPCC_Enable+0x4c>)
 80011c2:	68d3      	ldr	r3, [r2, #12]
 80011c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011c8:	60d3      	str	r3, [r2, #12]
  LL_PWR_EnableBootC2( );

  return;
}
 80011ca:	b002      	add	sp, #8
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	58000800 	.word	0x58000800
 80011d4:	58000400 	.word	0x58000400

080011d8 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80011d8:	b500      	push	{lr}
 80011da:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 80011dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80011e2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80011e6:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80011e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011ee:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80011f0:	9b01      	ldr	r3, [sp, #4]
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 80011f2:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <HW_IPCC_Init+0x40>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	f042 0201 	orr.w	r2, r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001202:	601a      	str	r2, [r3, #0]
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );

  LL_C1_IPCC_EnableIT_RXO( IPCC );
  LL_C1_IPCC_EnableIT_TXF( IPCC );

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001204:	202c      	movs	r0, #44	@ 0x2c
 8001206:	f001 feff 	bl	8003008 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800120a:	202d      	movs	r0, #45	@ 0x2d
 800120c:	f001 fefc 	bl	8003008 <HAL_NVIC_EnableIRQ>

  return;
}
 8001210:	b003      	add	sp, #12
 8001212:	f85d fb04 	ldr.w	pc, [sp], #4
 8001216:	bf00      	nop
 8001218:	58000c00 	.word	0x58000c00

0800121c <HW_IPCC_BLE_Init>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800121c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001220:	b672      	cpsid	i
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8001222:	4a04      	ldr	r2, [pc, #16]	@ (8001234 <HW_IPCC_BLE_Init+0x18>)
 8001224:	6853      	ldr	r3, [r2, #4]
 8001226:	f023 0301 	bic.w	r3, r3, #1
 800122a:	6053      	str	r3, [r2, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800122c:	f381 8810 	msr	PRIMASK, r1
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  return;
}
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	58000c00 	.word	0x58000c00

08001238 <HW_IPCC_BLE_SendCmd>:
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001238:	4b02      	ldr	r3, [pc, #8]	@ (8001244 <HW_IPCC_BLE_SendCmd+0xc>)
 800123a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800123e:	609a      	str	r2, [r3, #8]
void HW_IPCC_BLE_SendCmd( void )
{
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );

  return;
}
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	58000c00 	.word	0x58000c00

08001248 <HW_IPCC_SYS_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001248:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800124c:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800124e:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <HW_IPCC_SYS_Init+0x18>)
 8001250:	6853      	ldr	r3, [r2, #4]
 8001252:	f023 0302 	bic.w	r3, r3, #2
 8001256:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001258:	f381 8810 	msr	PRIMASK, r1
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  return;
}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	58000c00 	.word	0x58000c00

08001264 <HW_IPCC_SYS_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001264:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HW_IPCC_SYS_SendCmd+0x1c>)
 8001266:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800126a:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800126c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001270:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8001278:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800127a:	f381 8810 	msr	PRIMASK, r1
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  return;
}
 800127e:	4770      	bx	lr
 8001280:	58000c00 	.word	0x58000c00

08001284 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8001284:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001286:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <HW_IPCC_MM_SendFreeBuf+0x34>)
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	f013 0f08 	tst.w	r3, #8
 800128e:	d105      	bne.n	800129c <HW_IPCC_MM_SendFreeBuf+0x18>
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8001290:	4780      	blx	r0
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <HW_IPCC_MM_SendFreeBuf+0x34>)
 8001294:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001298:	609a      	str	r2, [r3, #8]

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
}
 800129a:	bd08      	pop	{r3, pc}
    FreeBufCb = cb;
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <HW_IPCC_MM_SendFreeBuf+0x38>)
 800129e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012a0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80012a4:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80012a6:	4a04      	ldr	r2, [pc, #16]	@ (80012b8 <HW_IPCC_MM_SendFreeBuf+0x34>)
 80012a8:	6853      	ldr	r3, [r2, #4]
 80012aa:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80012ae:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012b0:	f381 8810 	msr	PRIMASK, r1
}
 80012b4:	e7f1      	b.n	800129a <HW_IPCC_MM_SendFreeBuf+0x16>
 80012b6:	bf00      	nop
 80012b8:	58000c00 	.word	0x58000c00
 80012bc:	20000270 	.word	0x20000270

080012c0 <HW_IPCC_TRACES_Init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012c0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80012c4:	b672      	cpsid	i
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80012c6:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <HW_IPCC_TRACES_Init+0x18>)
 80012c8:	6853      	ldr	r3, [r2, #4]
 80012ca:	f023 0308 	bic.w	r3, r3, #8
 80012ce:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012d0:	f381 8810 	msr	PRIMASK, r1
  UTILS_ENTER_CRITICAL_SECTION();
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
  UTILS_EXIT_CRITICAL_SECTION();

  return;
}
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	58000c00 	.word	0x58000c00

080012dc <ReadRtcSsrValue>:
static uint32_t ReadRtcSsrValue(void)
{
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80012dc:	4a06      	ldr	r2, [pc, #24]	@ (80012f8 <ReadRtcSsrValue+0x1c>)
 80012de:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80012e0:	b29b      	uxth	r3, r3

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80012e2:	6a90      	ldr	r0, [r2, #40]	@ 0x28
 80012e4:	b280      	uxth	r0, r0

  while(first_read != second_read)
 80012e6:	e003      	b.n	80012f0 <ReadRtcSsrValue+0x14>
  {
    first_read = second_read;

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80012e8:	4b03      	ldr	r3, [pc, #12]	@ (80012f8 <ReadRtcSsrValue+0x1c>)
 80012ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    first_read = second_read;
 80012ec:	4603      	mov	r3, r0
    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80012ee:	b290      	uxth	r0, r2
  while(first_read != second_read)
 80012f0:	4283      	cmp	r3, r0
 80012f2:	d1f9      	bne.n	80012e8 <ReadRtcSsrValue+0xc>
  }

  return second_read;
}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40002800 	.word	0x40002800

080012fc <LinkTimerAfter>:
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80012fc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8001300:	4b0d      	ldr	r3, [pc, #52]	@ (8001338 <LinkTimerAfter+0x3c>)
 8001302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001306:	7d5b      	ldrb	r3, [r3, #21]
 8001308:	b2db      	uxtb	r3, r3

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800130a:	2b06      	cmp	r3, #6
 800130c:	d005      	beq.n	800131a <LinkTimerAfter+0x1e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800130e:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8001312:	4a09      	ldr	r2, [pc, #36]	@ (8001338 <LinkTimerAfter+0x3c>)
 8001314:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8001318:	7510      	strb	r0, [r2, #20]
  }
  aTimerContext[TimerID].NextID = next_id;
 800131a:	4a07      	ldr	r2, [pc, #28]	@ (8001338 <LinkTimerAfter+0x3c>)
 800131c:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8001320:	eb02 0ccc 	add.w	ip, r2, ip, lsl #3
 8001324:	f88c 3015 	strb.w	r3, [ip, #21]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001328:	f88c 1014 	strb.w	r1, [ip, #20]
  aTimerContext[RefTimerID].NextID = TimerID;
 800132c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001330:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8001334:	7550      	strb	r0, [r2, #21]

  return;
}
 8001336:	4770      	bx	lr
 8001338:	20000284 	.word	0x20000284

0800133c <LinkTimerBefore>:
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 800133c:	4b17      	ldr	r3, [pc, #92]	@ (800139c <LinkTimerBefore+0x60>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	428b      	cmp	r3, r1
 8001344:	d01d      	beq.n	8001382 <LinkTimerBefore+0x46>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001346:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <LinkTimerBefore+0x64>)
 8001348:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800134c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8001350:	7d12      	ldrb	r2, [r2, #20]
 8001352:	fa5f fc82 	uxtb.w	ip, r2

    aTimerContext[previous_id].NextID = TimerID;
 8001356:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800135a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800135e:	7550      	strb	r0, [r2, #21]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001360:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001364:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8001368:	7551      	strb	r1, [r2, #21]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800136a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800136e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8001372:	f882 c014 	strb.w	ip, [r2, #20]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001376:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800137a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800137e:	7518      	strb	r0, [r3, #20]
 8001380:	4770      	bx	lr
  }
  else
  {
    aTimerContext[TimerID].NextID = RefTimerID;
 8001382:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <LinkTimerBefore+0x64>)
 8001384:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001388:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800138c:	7551      	strb	r1, [r2, #21]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800138e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001392:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001396:	7518      	strb	r0, [r3, #20]
  }

  return;
}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	20000281 	.word	0x20000281
 80013a0:	20000284 	.word	0x20000284

080013a4 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80013a4:	b410      	push	{r4}
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80013a6:	4b23      	ldr	r3, [pc, #140]	@ (8001434 <UnlinkTimer+0x90>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	4283      	cmp	r3, r0
 80013ae:	d02c      	beq.n	800140a <UnlinkTimer+0x66>
    PreviousRunningTimerID = CurrentRunningTimerID;
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80013b0:	4c21      	ldr	r4, [pc, #132]	@ (8001438 <UnlinkTimer+0x94>)
 80013b2:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80013b6:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80013ba:	f892 c014 	ldrb.w	ip, [r2, #20]
    next_id = aTimerContext[TimerID].NextID;
 80013be:	7d53      	ldrb	r3, [r2, #21]
 80013c0:	b2db      	uxtb	r3, r3

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80013c2:	7d52      	ldrb	r2, [r2, #21]
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 80013ca:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 80013ce:	7562      	strb	r2, [r4, #21]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80013d0:	2b06      	cmp	r3, #6
 80013d2:	d00b      	beq.n	80013ec <UnlinkTimer+0x48>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80013d4:	4a18      	ldr	r2, [pc, #96]	@ (8001438 <UnlinkTimer+0x94>)
 80013d6:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 80013da:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 80013de:	7d24      	ldrb	r4, [r4, #20]
 80013e0:	b2e4      	uxtb	r4, r4
 80013e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80013e6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80013ea:	7514      	strb	r4, [r2, #20]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80013ec:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <UnlinkTimer+0x94>)
 80013f2:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80013f6:	2201      	movs	r2, #1
 80013f8:	731a      	strb	r2, [r3, #12]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <UnlinkTimer+0x90>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b06      	cmp	r3, #6
 8001402:	d010      	beq.n	8001426 <UnlinkTimer+0x82>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
  }

  return;
}
 8001404:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001408:	4770      	bx	lr
    PreviousRunningTimerID = CurrentRunningTimerID;
 800140a:	4c0a      	ldr	r4, [pc, #40]	@ (8001434 <UnlinkTimer+0x90>)
 800140c:	7823      	ldrb	r3, [r4, #0]
 800140e:	b2db      	uxtb	r3, r3
 8001410:	4a0a      	ldr	r2, [pc, #40]	@ (800143c <UnlinkTimer+0x98>)
 8001412:	7013      	strb	r3, [r2, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001414:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001418:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <UnlinkTimer+0x94>)
 800141a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800141e:	7d5b      	ldrb	r3, [r3, #21]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	7023      	strb	r3, [r4, #0]
 8001424:	e7e2      	b.n	80013ec <UnlinkTimer+0x48>
  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001426:	2900      	cmp	r1, #0
 8001428:	d1ec      	bne.n	8001404 <UnlinkTimer+0x60>
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800142a:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <UnlinkTimer+0x9c>)
 800142c:	f04f 32ff 	mov.w	r2, #4294967295
 8001430:	601a      	str	r2, [r3, #0]
  return;
 8001432:	e7e7      	b.n	8001404 <UnlinkTimer+0x60>
 8001434:	20000281 	.word	0x20000281
 8001438:	20000284 	.word	0x20000284
 800143c:	20000280 	.word	0x20000280
 8001440:	2000027c 	.word	0x2000027c

08001444 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001444:	b508      	push	{r3, lr}
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <ReturnTimeElapsed+0x44>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800144e:	d102      	bne.n	8001456 <ReturnTimeElapsed+0x12>
    return_value = return_value*AsynchPrescalerUserConfig;
    return_value = return_value >> WakeupTimerDivider;
  }
  else
  {
    return_value = 0;
 8001450:	2000      	movs	r0, #0
  }

  return (uint16_t)return_value;
}
 8001452:	b280      	uxth	r0, r0
 8001454:	bd08      	pop	{r3, pc}
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001456:	f7ff ff41 	bl	80012dc <ReadRtcSsrValue>
    if (SSRValueOnLastSetup >= return_value)
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <ReturnTimeElapsed+0x44>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4283      	cmp	r3, r0
 8001460:	d30a      	bcc.n	8001478 <ReturnTimeElapsed+0x34>
      return_value = SSRValueOnLastSetup - return_value;
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <ReturnTimeElapsed+0x44>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	1a1b      	subs	r3, r3, r0
    return_value = return_value*AsynchPrescalerUserConfig;
 8001468:	4a08      	ldr	r2, [pc, #32]	@ (800148c <ReturnTimeElapsed+0x48>)
 800146a:	7810      	ldrb	r0, [r2, #0]
 800146c:	fb03 f000 	mul.w	r0, r3, r0
    return_value = return_value >> WakeupTimerDivider;
 8001470:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <ReturnTimeElapsed+0x4c>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	40d8      	lsrs	r0, r3
 8001476:	e7ec      	b.n	8001452 <ReturnTimeElapsed+0xe>
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <ReturnTimeElapsed+0x50>)
 800147a:	881a      	ldrh	r2, [r3, #0]
 800147c:	1a12      	subs	r2, r2, r0
      return_value = SSRValueOnLastSetup + wrap_counter;
 800147e:	4b02      	ldr	r3, [pc, #8]	@ (8001488 <ReturnTimeElapsed+0x44>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4413      	add	r3, r2
 8001484:	e7f0      	b.n	8001468 <ReturnTimeElapsed+0x24>
 8001486:	bf00      	nop
 8001488:	2000027c 	.word	0x2000027c
 800148c:	20000278 	.word	0x20000278
 8001490:	20000279 	.word	0x20000279
 8001494:	20000276 	.word	0x20000276

08001498 <linkTimer>:
{
 8001498:	b570      	push	{r4, r5, r6, lr}
 800149a:	4604      	mov	r4, r0
  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800149c:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <linkTimer+0xcc>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b06      	cmp	r3, #6
 80014a4:	d113      	bne.n	80014ce <linkTimer+0x36>
    PreviousRunningTimerID = CurrentRunningTimerID;
 80014a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001564 <linkTimer+0xcc>)
 80014a8:	7813      	ldrb	r3, [r2, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	492e      	ldr	r1, [pc, #184]	@ (8001568 <linkTimer+0xd0>)
 80014ae:	700b      	strb	r3, [r1, #0]
    CurrentRunningTimerID = TimerID;
 80014b0:	7010      	strb	r0, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80014b2:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 80014b6:	4b2d      	ldr	r3, [pc, #180]	@ (800156c <linkTimer+0xd4>)
 80014b8:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80014bc:	2306      	movs	r3, #6
 80014be:	7563      	strb	r3, [r4, #21]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80014c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001570 <linkTimer+0xd8>)
 80014c2:	f04f 32ff 	mov.w	r2, #4294967295
 80014c6:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80014c8:	2500      	movs	r5, #0
}
 80014ca:	4628      	mov	r0, r5
 80014cc:	bd70      	pop	{r4, r5, r6, pc}
    time_elapsed = ReturnTimeElapsed();
 80014ce:	f7ff ffb9 	bl	8001444 <ReturnTimeElapsed>
 80014d2:	4605      	mov	r5, r0
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80014d4:	4b25      	ldr	r3, [pc, #148]	@ (800156c <linkTimer+0xd4>)
 80014d6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80014da:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80014de:	6891      	ldr	r1, [r2, #8]
 80014e0:	4401      	add	r1, r0
 80014e2:	6091      	str	r1, [r2, #8]
    time_left = aTimerContext[TimerID].CountLeft;
 80014e4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80014e8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80014ec:	6890      	ldr	r0, [r2, #8]
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80014ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001564 <linkTimer+0xcc>)
 80014f0:	7812      	ldrb	r2, [r2, #0]
 80014f2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80014f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	4283      	cmp	r3, r0
 80014fe:	d825      	bhi.n	800154c <linkTimer+0xb4>
      timer_id_lookup = CurrentRunningTimerID;
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <linkTimer+0xcc>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b2d9      	uxtb	r1, r3
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001506:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800150a:	4a18      	ldr	r2, [pc, #96]	@ (800156c <linkTimer+0xd4>)
 800150c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8001510:	7d5b      	ldrb	r3, [r3, #21]
 8001512:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001514:	e00c      	b.n	8001530 <linkTimer+0x98>
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001516:	4a15      	ldr	r2, [pc, #84]	@ (800156c <linkTimer+0xd4>)
 8001518:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800151c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8001520:	7d4b      	ldrb	r3, [r1, #21]
 8001522:	b2d9      	uxtb	r1, r3
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001524:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001528:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800152c:	7d53      	ldrb	r3, [r2, #21]
 800152e:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001530:	2b06      	cmp	r3, #6
 8001532:	d007      	beq.n	8001544 <linkTimer+0xac>
 8001534:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001538:	4a0c      	ldr	r2, [pc, #48]	@ (800156c <linkTimer+0xd4>)
 800153a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	4283      	cmp	r3, r0
 8001542:	d9e8      	bls.n	8001516 <linkTimer+0x7e>
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001544:	4620      	mov	r0, r4
 8001546:	f7ff fed9 	bl	80012fc <LinkTimerAfter>
 800154a:	e7be      	b.n	80014ca <linkTimer+0x32>
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800154c:	4e05      	ldr	r6, [pc, #20]	@ (8001564 <linkTimer+0xcc>)
 800154e:	7831      	ldrb	r1, [r6, #0]
 8001550:	4620      	mov	r0, r4
 8001552:	f7ff fef3 	bl	800133c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001556:	7833      	ldrb	r3, [r6, #0]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	4a03      	ldr	r2, [pc, #12]	@ (8001568 <linkTimer+0xd0>)
 800155c:	7013      	strb	r3, [r2, #0]
      CurrentRunningTimerID = TimerID;
 800155e:	7034      	strb	r4, [r6, #0]
 8001560:	e7b3      	b.n	80014ca <linkTimer+0x32>
 8001562:	bf00      	nop
 8001564:	20000281 	.word	0x20000281
 8001568:	20000280 	.word	0x20000280
 800156c:	20000284 	.word	0x20000284
 8001570:	2000027c 	.word	0x2000027c

08001574 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001574:	b510      	push	{r4, lr}
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001576:	b348      	cbz	r0, 80015cc <RestartWakeupCounter+0x58>
 8001578:	4604      	mov	r4, r0
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
  }
  else
  {
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800157a:	2801      	cmp	r0, #1
 800157c:	d92e      	bls.n	80015dc <RestartWakeupCounter+0x68>
    {
      Value -= 1;
 800157e:	3c01      	subs	r4, #1
 8001580:	b2a4      	uxth	r4, r4
    }

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001582:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <RestartWakeupCounter+0x74>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68da      	ldr	r2, [r3, #12]
 8001588:	f012 0f04 	tst.w	r2, #4
 800158c:	d0f9      	beq.n	8001582 <RestartWakeupCounter+0xe>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800158e:	68da      	ldr	r2, [r3, #12]
 8001590:	b2d2      	uxtb	r2, r2
 8001592:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001596:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001598:	4b14      	ldr	r3, [pc, #80]	@ (80015ec <RestartWakeupCounter+0x78>)
 800159a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800159e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80015a0:	2003      	movs	r0, #3
 80015a2:	f001 fd5b 	bl	800305c <HAL_NVIC_ClearPendingIRQ>

    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 80015a6:	4a12      	ldr	r2, [pc, #72]	@ (80015f0 <RestartWakeupCounter+0x7c>)
 80015a8:	6953      	ldr	r3, [r2, #20]
 80015aa:	f36f 030f 	bfc	r3, #0, #16
 80015ae:	431c      	orrs	r4, r3
 80015b0:	6154      	str	r4, [r2, #20]

    /**
     * Update the value here after the WUTWF polling that may take some time
     */
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80015b2:	f7ff fe93 	bl	80012dc <ReadRtcSsrValue>
 80015b6:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <RestartWakeupCounter+0x80>)
 80015b8:	6018      	str	r0, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 80015ba:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <RestartWakeupCounter+0x74>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	6893      	ldr	r3, [r2, #8]
 80015c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c4:	6093      	str	r3, [r2, #8]

    HW_TS_RTC_CountUpdated_AppNot();
 80015c6:	f3af 8000 	nop.w
  }

  return ;
}
 80015ca:	bd10      	pop	{r4, pc}
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80015cc:	f7ff fe86 	bl	80012dc <ReadRtcSsrValue>
 80015d0:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <RestartWakeupCounter+0x80>)
 80015d2:	6018      	str	r0, [r3, #0]
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f001 fd33 	bl	8003040 <HAL_NVIC_SetPendingIRQ>
 80015da:	e7f6      	b.n	80015ca <RestartWakeupCounter+0x56>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <RestartWakeupCounter+0x84>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d1cc      	bne.n	800157e <RestartWakeupCounter+0xa>
 80015e4:	e7cd      	b.n	8001582 <RestartWakeupCounter+0xe>
 80015e6:	bf00      	nop
 80015e8:	2000048c 	.word	0x2000048c
 80015ec:	58000800 	.word	0x58000800
 80015f0:	40002800 	.word	0x40002800
 80015f4:	2000027c 	.word	0x2000027c
 80015f8:	20000279 	.word	0x20000279

080015fc <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80015fc:	b538      	push	{r3, r4, r5, lr}

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80015fe:	4b2e      	ldr	r3, [pc, #184]	@ (80016b8 <RescheduleTimerList+0xbc>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001606:	d005      	beq.n	8001614 <RescheduleTimerList+0x18>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001608:	4b2c      	ldr	r3, [pc, #176]	@ (80016bc <RescheduleTimerList+0xc0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	f013 0f04 	tst.w	r3, #4
 8001612:	d1f9      	bne.n	8001608 <RescheduleTimerList+0xc>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001614:	4b29      	ldr	r3, [pc, #164]	@ (80016bc <RescheduleTimerList+0xc0>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	6893      	ldr	r3, [r2, #8]
 800161a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800161e:	6093      	str	r3, [r2, #8]

  localTimerID = CurrentRunningTimerID;
 8001620:	4b27      	ldr	r3, [pc, #156]	@ (80016c0 <RescheduleTimerList+0xc4>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	b2dc      	uxtb	r4, r3

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001626:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800162a:	4a26      	ldr	r2, [pc, #152]	@ (80016c4 <RescheduleTimerList+0xc8>)
 800162c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8001630:	689d      	ldr	r5, [r3, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001632:	f7ff ff07 	bl	8001444 <ReturnTimeElapsed>
 8001636:	4684      	mov	ip, r0

  if(timecountleft < time_elapsed )
 8001638:	42a8      	cmp	r0, r5
 800163a:	d904      	bls.n	8001646 <RescheduleTimerList+0x4a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800163c:	4b22      	ldr	r3, [pc, #136]	@ (80016c8 <RescheduleTimerList+0xcc>)
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
    wakeup_timer_value = 0;
 8001642:	2000      	movs	r0, #0
 8001644:	e024      	b.n	8001690 <RescheduleTimerList+0x94>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001646:	4b21      	ldr	r3, [pc, #132]	@ (80016cc <RescheduleTimerList+0xd0>)
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	fa10 f383 	uxtah	r3, r0, r3
 800164e:	42ab      	cmp	r3, r5
 8001650:	d206      	bcs.n	8001660 <RescheduleTimerList+0x64>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001652:	4b1e      	ldr	r3, [pc, #120]	@ (80016cc <RescheduleTimerList+0xd0>)
 8001654:	8818      	ldrh	r0, [r3, #0]
 8001656:	b280      	uxth	r0, r0

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <RescheduleTimerList+0xcc>)
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	e017      	b.n	8001690 <RescheduleTimerList+0x94>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001660:	b2a8      	uxth	r0, r5
 8001662:	eba0 000c 	sub.w	r0, r0, ip
 8001666:	b280      	uxth	r0, r0
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001668:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <RescheduleTimerList+0xcc>)
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
 800166e:	e00f      	b.n	8001690 <RescheduleTimerList+0x94>
    {
      aTimerContext[localTimerID].CountLeft = 0;
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001670:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001674:	4a13      	ldr	r2, [pc, #76]	@ (80016c4 <RescheduleTimerList+0xc8>)
 8001676:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800167a:	68a2      	ldr	r2, [r4, #8]
 800167c:	eba2 020c 	sub.w	r2, r2, ip
 8001680:	60a2      	str	r2, [r4, #8]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001682:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001686:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <RescheduleTimerList+0xc8>)
 8001688:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800168c:	7d5c      	ldrb	r4, [r3, #21]
 800168e:	b2e4      	uxtb	r4, r4
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001690:	2c06      	cmp	r4, #6
 8001692:	d00e      	beq.n	80016b2 <RescheduleTimerList+0xb6>
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001694:	4623      	mov	r3, r4
 8001696:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800169a:	4a0a      	ldr	r2, [pc, #40]	@ (80016c4 <RescheduleTimerList+0xc8>)
 800169c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80016a0:	6892      	ldr	r2, [r2, #8]
 80016a2:	4594      	cmp	ip, r2
 80016a4:	d9e4      	bls.n	8001670 <RescheduleTimerList+0x74>
      aTimerContext[localTimerID].CountLeft = 0;
 80016a6:	4a07      	ldr	r2, [pc, #28]	@ (80016c4 <RescheduleTimerList+0xc8>)
 80016a8:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 80016ac:	2200      	movs	r2, #0
 80016ae:	60a2      	str	r2, [r4, #8]
 80016b0:	e7e7      	b.n	8001682 <RescheduleTimerList+0x86>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80016b2:	f7ff ff5f 	bl	8001574 <RestartWakeupCounter>

  return ;
}
 80016b6:	bd38      	pop	{r3, r4, r5, pc}
 80016b8:	40002800 	.word	0x40002800
 80016bc:	2000048c 	.word	0x2000048c
 80016c0:	20000281 	.word	0x20000281
 80016c4:	20000284 	.word	0x20000284
 80016c8:	2000027a 	.word	0x2000027a
 80016cc:	20000274 	.word	0x20000274

080016d0 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 80016d0:	b510      	push	{r4, lr}
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80016d2:	4b48      	ldr	r3, [pc, #288]	@ (80017f4 <HW_TS_Init+0x124>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	22ca      	movs	r2, #202	@ 0xca
 80016d8:	625a      	str	r2, [r3, #36]	@ 0x24
 80016da:	2253      	movs	r2, #83	@ 0x53
 80016dc:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80016de:	4b46      	ldr	r3, [pc, #280]	@ (80017f8 <HW_TS_Init+0x128>)
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	f042 0220 	orr.w	r2, r2, #32
 80016e6:	609a      	str	r2, [r3, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	f002 0207 	and.w	r2, r2, #7
 80016ee:	f1c2 0204 	rsb	r2, r2, #4
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	4941      	ldr	r1, [pc, #260]	@ (80017fc <HW_TS_Init+0x12c>)
 80016f6:	700a      	strb	r2, [r1, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fe:	f44f 01fe 	mov.w	r1, #8323072	@ 0x7f0000
 8001702:	fa91 f1a1 	rbit	r1, r1
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001706:	2900      	cmp	r1, #0
 8001708:	d031      	beq.n	800176e <HW_TS_Init+0x9e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800170a:	fab1 f181 	clz	r1, r1
 800170e:	40cb      	lsrs	r3, r1
 8001710:	b2db      	uxtb	r3, r3
 8001712:	3301      	adds	r3, #1
 8001714:	b2db      	uxtb	r3, r3
 8001716:	493a      	ldr	r1, [pc, #232]	@ (8001800 <HW_TS_Init+0x130>)
 8001718:	700b      	strb	r3, [r1, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800171a:	4937      	ldr	r1, [pc, #220]	@ (80017f8 <HW_TS_Init+0x128>)
 800171c:	6909      	ldr	r1, [r1, #16]
 800171e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8001722:	3101      	adds	r1, #1
 8001724:	4c37      	ldr	r4, [pc, #220]	@ (8001804 <HW_TS_Init+0x134>)
 8001726:	8021      	strh	r1, [r4, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001728:	3901      	subs	r1, #1
 800172a:	fb01 f303 	mul.w	r3, r1, r3
 800172e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001732:	40d3      	lsrs	r3, r2

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001734:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001738:	4293      	cmp	r3, r2
 800173a:	d91a      	bls.n	8001772 <HW_TS_Init+0xa2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800173c:	4b32      	ldr	r3, [pc, #200]	@ (8001808 <HW_TS_Init+0x138>)
 800173e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001742:	801a      	strh	r2, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001744:	4b31      	ldr	r3, [pc, #196]	@ (800180c <HW_TS_Init+0x13c>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800174c:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800174e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001752:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001756:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);

  if(TimerInitMode == hw_ts_InitMode_Full)
 800175a:	2800      	cmp	r0, #0
 800175c:	d13f      	bne.n	80017de <HW_TS_Init+0x10e>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800175e:	4b2c      	ldr	r3, [pc, #176]	@ (8001810 <HW_TS_Init+0x140>)
 8001760:	2201      	movs	r2, #1
 8001762:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001764:	4b2b      	ldr	r3, [pc, #172]	@ (8001814 <HW_TS_Init+0x144>)
 8001766:	f04f 32ff 	mov.w	r2, #4294967295
 800176a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800176c:	e00e      	b.n	800178c <HW_TS_Init+0xbc>
    return 32U;
 800176e:	2120      	movs	r1, #32
 8001770:	e7cd      	b.n	800170e <HW_TS_Init+0x3e>
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001772:	b29b      	uxth	r3, r3
 8001774:	4a24      	ldr	r2, [pc, #144]	@ (8001808 <HW_TS_Init+0x138>)
 8001776:	8013      	strh	r3, [r2, #0]
 8001778:	e7e4      	b.n	8001744 <HW_TS_Init+0x74>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800177a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800177e:	4b26      	ldr	r3, [pc, #152]	@ (8001818 <HW_TS_Init+0x148>)
 8001780:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001784:	2200      	movs	r2, #0
 8001786:	731a      	strb	r2, [r3, #12]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001788:	3001      	adds	r0, #1
 800178a:	b2c0      	uxtb	r0, r0
 800178c:	2805      	cmp	r0, #5
 800178e:	d9f4      	bls.n	800177a <HW_TS_Init+0xaa>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001790:	4b22      	ldr	r3, [pc, #136]	@ (800181c <HW_TS_Init+0x14c>)
 8001792:	2206      	movs	r2, #6
 8001794:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001796:	4c17      	ldr	r4, [pc, #92]	@ (80017f4 <HW_TS_Init+0x124>)
 8001798:	6822      	ldr	r2, [r4, #0]
 800179a:	6893      	ldr	r3, [r2, #8]
 800179c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80017a0:	6093      	str	r3, [r2, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80017a2:	68d3      	ldr	r3, [r2, #12]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 80017aa:	60d3      	str	r3, [r2, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80017ac:	4b17      	ldr	r3, [pc, #92]	@ (800180c <HW_TS_Init+0x13c>)
 80017ae:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80017b2:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80017b4:	2003      	movs	r0, #3
 80017b6:	f001 fc51 	bl	800305c <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80017ba:	6822      	ldr	r2, [r4, #0]
 80017bc:	6893      	ldr	r3, [r2, #8]
 80017be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c2:	6093      	str	r3, [r2, #8]
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80017c4:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <HW_TS_Init+0x124>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	22ff      	movs	r2, #255	@ 0xff
 80017ca:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80017cc:	2200      	movs	r2, #0
 80017ce:	2103      	movs	r1, #3
 80017d0:	4608      	mov	r0, r1
 80017d2:	f001 fc09 	bl	8002fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80017d6:	2003      	movs	r0, #3
 80017d8:	f001 fc16 	bl	8003008 <HAL_NVIC_EnableIRQ>

  return;
}
 80017dc:	bd10      	pop	{r4, pc}
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80017de:	4b05      	ldr	r3, [pc, #20]	@ (80017f4 <HW_TS_Init+0x124>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80017e8:	d0ec      	beq.n	80017c4 <HW_TS_Init+0xf4>
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80017ea:	2003      	movs	r0, #3
 80017ec:	f001 fc28 	bl	8003040 <HAL_NVIC_SetPendingIRQ>
 80017f0:	e7e8      	b.n	80017c4 <HW_TS_Init+0xf4>
 80017f2:	bf00      	nop
 80017f4:	2000048c 	.word	0x2000048c
 80017f8:	40002800 	.word	0x40002800
 80017fc:	20000279 	.word	0x20000279
 8001800:	20000278 	.word	0x20000278
 8001804:	20000276 	.word	0x20000276
 8001808:	20000274 	.word	0x20000274
 800180c:	58000800 	.word	0x58000800
 8001810:	2000027a 	.word	0x2000027a
 8001814:	2000027c 	.word	0x2000027c
 8001818:	20000284 	.word	0x20000284
 800181c:	20000281 	.word	0x20000281

08001820 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001820:	b5f0      	push	{r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001822:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001826:	b672      	cpsid	i
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001828:	f04f 0c00 	mov.w	ip, #0
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 800182c:	f1bc 0f05 	cmp.w	ip, #5
 8001830:	d80c      	bhi.n	800184c <HW_TS_Create+0x2c>
 8001832:	eb0c 0e4c 	add.w	lr, ip, ip, lsl #1
 8001836:	4c15      	ldr	r4, [pc, #84]	@ (800188c <HW_TS_Create+0x6c>)
 8001838:	eb04 0ece 	add.w	lr, r4, lr, lsl #3
 800183c:	f89e 400c 	ldrb.w	r4, [lr, #12]
 8001840:	b124      	cbz	r4, 800184c <HW_TS_Create+0x2c>
  {
    loop++;
 8001842:	f10c 0c01 	add.w	ip, ip, #1
 8001846:	fa5f fc8c 	uxtb.w	ip, ip
 800184a:	e7ef      	b.n	800182c <HW_TS_Create+0xc>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800184c:	f1bc 0f06 	cmp.w	ip, #6
 8001850:	d017      	beq.n	8001882 <HW_TS_Create+0x62>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001852:	4e0e      	ldr	r6, [pc, #56]	@ (800188c <HW_TS_Create+0x6c>)
 8001854:	ea4f 044c 	mov.w	r4, ip, lsl #1
 8001858:	eb0c 0e4c 	add.w	lr, ip, ip, lsl #1
 800185c:	eb06 0ece 	add.w	lr, r6, lr, lsl #3
 8001860:	2701      	movs	r7, #1
 8001862:	f88e 700c 	strb.w	r7, [lr, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001866:	f385 8810 	msr	PRIMASK, r5

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 800186a:	f8ce 0010 	str.w	r0, [lr, #16]
    aTimerContext[loop].TimerMode = TimerMode;
 800186e:	f88e 200d 	strb.w	r2, [lr, #13]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001872:	eb04 020c 	add.w	r2, r4, ip
 8001876:	00d2      	lsls	r2, r2, #3
 8001878:	50b3      	str	r3, [r6, r2]
    *pTimerId = loop;
 800187a:	f881 c000 	strb.w	ip, [r1]

    localreturnstatus = hw_ts_Successful;
 800187e:	2000      	movs	r0, #0

    localreturnstatus = hw_ts_Failed;
  }

  return(localreturnstatus);
}
 8001880:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001882:	f385 8810 	msr	PRIMASK, r5
    localreturnstatus = hw_ts_Failed;
 8001886:	2001      	movs	r0, #1
 8001888:	e7fa      	b.n	8001880 <HW_TS_Create+0x60>
 800188a:	bf00      	nop
 800188c:	20000284 	.word	0x20000284

08001890 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001890:	b538      	push	{r3, r4, r5, lr}
 8001892:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001894:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800189a:	2003      	movs	r0, #3
 800189c:	f001 fbb8 	bl	8003010 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80018a0:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <HW_TS_Stop+0xa8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	22ca      	movs	r2, #202	@ 0xca
 80018a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80018a8:	2253      	movs	r2, #83	@ 0x53
 80018aa:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80018ac:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80018b0:	4b22      	ldr	r3, [pc, #136]	@ (800193c <HW_TS_Stop+0xac>)
 80018b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80018b6:	7b1b      	ldrb	r3, [r3, #12]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d009      	beq.n	80018d2 <HW_TS_Stop+0x42>
      RescheduleTimerList();
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80018be:	4b1e      	ldr	r3, [pc, #120]	@ (8001938 <HW_TS_Stop+0xa8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	22ff      	movs	r2, #255	@ 0xff
 80018c4:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80018c6:	2003      	movs	r0, #3
 80018c8:	f001 fb9e 	bl	8003008 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018cc:	f385 8810 	msr	PRIMASK, r5
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 80018d0:	bd38      	pop	{r3, r4, r5, pc}
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80018d2:	2100      	movs	r1, #0
 80018d4:	4620      	mov	r0, r4
 80018d6:	f7ff fd65 	bl	80013a4 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <HW_TS_Stop+0xb0>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b2db      	uxtb	r3, r3
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018e0:	2b06      	cmp	r3, #6
 80018e2:	d007      	beq.n	80018f4 <HW_TS_Stop+0x64>
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80018e4:	4a17      	ldr	r2, [pc, #92]	@ (8001944 <HW_TS_Stop+0xb4>)
 80018e6:	7812      	ldrb	r2, [r2, #0]
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d0e7      	beq.n	80018be <HW_TS_Stop+0x2e>
      RescheduleTimerList();
 80018ee:	f7ff fe85 	bl	80015fc <RescheduleTimerList>
 80018f2:	e7e4      	b.n	80018be <HW_TS_Stop+0x2e>
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80018f4:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <HW_TS_Stop+0xb8>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80018fc:	d005      	beq.n	800190a <HW_TS_Stop+0x7a>
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <HW_TS_Stop+0xa8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	f013 0f04 	tst.w	r3, #4
 8001908:	d1f9      	bne.n	80018fe <HW_TS_Stop+0x6e>
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800190a:	4b0b      	ldr	r3, [pc, #44]	@ (8001938 <HW_TS_Stop+0xa8>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	6893      	ldr	r3, [r2, #8]
 8001910:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001914:	6093      	str	r3, [r2, #8]
      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001916:	68d3      	ldr	r3, [r2, #12]
 8001918:	f013 0f04 	tst.w	r3, #4
 800191c:	d0fb      	beq.n	8001916 <HW_TS_Stop+0x86>
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800191e:	68d3      	ldr	r3, [r2, #12]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 8001926:	60d3      	str	r3, [r2, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <HW_TS_Stop+0xbc>)
 800192a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800192e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001930:	2003      	movs	r0, #3
 8001932:	f001 fb93 	bl	800305c <HAL_NVIC_ClearPendingIRQ>
 8001936:	e7c2      	b.n	80018be <HW_TS_Stop+0x2e>
 8001938:	2000048c 	.word	0x2000048c
 800193c:	20000284 	.word	0x20000284
 8001940:	20000281 	.word	0x20000281
 8001944:	20000280 	.word	0x20000280
 8001948:	40002800 	.word	0x40002800
 800194c:	58000800 	.word	0x58000800

08001950 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001950:	b570      	push	{r4, r5, r6, lr}
 8001952:	4604      	mov	r4, r0
 8001954:	460d      	mov	r5, r1

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001956:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800195a:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <HW_TS_Start+0x90>)
 800195c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001960:	7b1b      	ldrb	r3, [r3, #12]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d035      	beq.n	80019d4 <HW_TS_Start+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001968:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800196e:	2003      	movs	r0, #3
 8001970:	f001 fb4e 	bl	8003010 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001974:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <HW_TS_Start+0x94>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	22ca      	movs	r2, #202	@ 0xca
 800197a:	625a      	str	r2, [r3, #36]	@ 0x24
 800197c:	2253      	movs	r2, #83	@ 0x53
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001980:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001984:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <HW_TS_Start+0x90>)
 8001986:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800198a:	2202      	movs	r2, #2
 800198c:	731a      	strb	r2, [r3, #12]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800198e:	609d      	str	r5, [r3, #8]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001990:	605d      	str	r5, [r3, #4]

  time_elapsed =  linkTimer(timer_id);
 8001992:	4620      	mov	r0, r4
 8001994:	f7ff fd80 	bl	8001498 <linkTimer>

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001998:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <HW_TS_Start+0x98>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b2db      	uxtb	r3, r3

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800199e:	4a13      	ldr	r2, [pc, #76]	@ (80019ec <HW_TS_Start+0x9c>)
 80019a0:	7812      	ldrb	r2, [r2, #0]
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d118      	bne.n	80019da <HW_TS_Start+0x8a>
  {
    RescheduleTimerList();
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80019a8:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <HW_TS_Start+0x90>)
 80019aa:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80019ae:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80019b2:	6892      	ldr	r2, [r2, #8]
 80019b4:	1a12      	subs	r2, r2, r0
 80019b6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80019ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80019be:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80019c0:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <HW_TS_Start+0x94>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	22ff      	movs	r2, #255	@ 0xff
 80019c6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80019c8:	2003      	movs	r0, #3
 80019ca:	f001 fb1d 	bl	8003008 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019ce:	f386 8810 	msr	PRIMASK, r6
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 80019d2:	bd70      	pop	{r4, r5, r6, pc}
    HW_TS_Stop( timer_id );
 80019d4:	f7ff ff5c 	bl	8001890 <HW_TS_Stop>
 80019d8:	e7c6      	b.n	8001968 <HW_TS_Start+0x18>
    RescheduleTimerList();
 80019da:	f7ff fe0f 	bl	80015fc <RescheduleTimerList>
 80019de:	e7ef      	b.n	80019c0 <HW_TS_Start+0x70>
 80019e0:	20000284 	.word	0x20000284
 80019e4:	2000048c 	.word	0x2000048c
 80019e8:	20000281 	.word	0x20000281
 80019ec:	20000280 	.word	0x20000280

080019f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019f4:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f6:	2400      	movs	r4, #0
 80019f8:	9405      	str	r4, [sp, #20]
 80019fa:	9406      	str	r4, [sp, #24]
 80019fc:	9407      	str	r4, [sp, #28]
 80019fe:	9408      	str	r4, [sp, #32]
 8001a00:	9409      	str	r4, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a08:	f042 0204 	orr.w	r2, r2, #4
 8001a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a10:	f002 0204 	and.w	r2, r2, #4
 8001a14:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8001a16:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a1a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a1e:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a22:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001a26:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8001a28:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a2c:	f042 0202 	orr.w	r2, r2, #2
 8001a30:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a34:	f002 0202 	and.w	r2, r2, #2
 8001a38:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001a3a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a3c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a3e:	f042 0201 	orr.w	r2, r2, #1
 8001a42:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a46:	f002 0201 	and.w	r2, r2, #1
 8001a4a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8001a4c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a50:	f042 0208 	orr.w	r2, r2, #8
 8001a54:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a58:	f003 0308 	and.w	r3, r3, #8
 8001a5c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001a5e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S2_Pin|S1_Pin, GPIO_PIN_RESET);
 8001a60:	4622      	mov	r2, r4
 8001a62:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001a66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a6a:	f001 fbdf 	bl	800322c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, S0_Pin|E5N_Pin, GPIO_PIN_RESET);
 8001a6e:	4e28      	ldr	r6, [pc, #160]	@ (8001b10 <MX_GPIO_Init+0x120>)
 8001a70:	4622      	mov	r2, r4
 8001a72:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001a76:	4630      	mov	r0, r6
 8001a78:	f001 fbd8 	bl	800322c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, E4N_Pin|E3N_Pin, GPIO_PIN_RESET);
 8001a7c:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8001b1c <MX_GPIO_Init+0x12c>
 8001a80:	4622      	mov	r2, r4
 8001a82:	2103      	movs	r1, #3
 8001a84:	4640      	mov	r0, r8
 8001a86:	f001 fbd1 	bl	800322c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E2N_Pin|E1N_Pin|E0N_Pin, GPIO_PIN_RESET);
 8001a8a:	4f22      	ldr	r7, [pc, #136]	@ (8001b14 <MX_GPIO_Init+0x124>)
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	2138      	movs	r1, #56	@ 0x38
 8001a90:	4638      	mov	r0, r7
 8001a92:	f001 fbcb 	bl	800322c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a9a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa0:	a905      	add	r1, sp, #20
 8001aa2:	4630      	mov	r0, r6
 8001aa4:	f001 fae8 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aac:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ab0:	a905      	add	r1, sp, #20
 8001ab2:	4819      	ldr	r0, [pc, #100]	@ (8001b18 <MX_GPIO_Init+0x128>)
 8001ab4:	f001 fae0 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin;
 8001ab8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001abc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	2501      	movs	r5, #1
 8001ac0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	a905      	add	r1, sp, #20
 8001ac8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001acc:	f001 fad4 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin E5N_Pin */
  GPIO_InitStruct.Pin = S0_Pin|E5N_Pin;
 8001ad0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ad4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001adc:	a905      	add	r1, sp, #20
 8001ade:	4630      	mov	r0, r6
 8001ae0:	f001 faca 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : E4N_Pin E3N_Pin */
  GPIO_InitStruct.Pin = E4N_Pin|E3N_Pin;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae8:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aee:	a905      	add	r1, sp, #20
 8001af0:	4640      	mov	r0, r8
 8001af2:	f001 fac1 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : E2N_Pin E1N_Pin E0N_Pin */
  GPIO_InitStruct.Pin = E2N_Pin|E1N_Pin|E0N_Pin;
 8001af6:	2338      	movs	r3, #56	@ 0x38
 8001af8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afa:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	a905      	add	r1, sp, #20
 8001b02:	4638      	mov	r0, r7
 8001b04:	f001 fab8 	bl	8003078 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b08:	b00a      	add	sp, #40	@ 0x28
 8001b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b0e:	bf00      	nop
 8001b10:	48000800 	.word	0x48000800
 8001b14:	48000400 	.word	0x48000400
 8001b18:	48001c00 	.word	0x48001c00
 8001b1c:	48000c00 	.word	0x48000c00

08001b20 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001b20:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <Error_Handler+0x2>

08001b24 <MX_IPCC_Init>:
{
 8001b24:	b508      	push	{r3, lr}
  hipcc.Instance = IPCC;
 8001b26:	4804      	ldr	r0, [pc, #16]	@ (8001b38 <MX_IPCC_Init+0x14>)
 8001b28:	4b04      	ldr	r3, [pc, #16]	@ (8001b3c <MX_IPCC_Init+0x18>)
 8001b2a:	6003      	str	r3, [r0, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001b2c:	f001 fc6e 	bl	800340c <HAL_IPCC_Init>
 8001b30:	b900      	cbnz	r0, 8001b34 <MX_IPCC_Init+0x10>
}
 8001b32:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001b34:	f7ff fff4 	bl	8001b20 <Error_Handler>
 8001b38:	200004b0 	.word	0x200004b0
 8001b3c:	58000c00 	.word	0x58000c00

08001b40 <MX_ADC1_Init>:
{
 8001b40:	b500      	push	{lr}
 8001b42:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b44:	2300      	movs	r3, #0
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	9301      	str	r3, [sp, #4]
 8001b4a:	9302      	str	r3, [sp, #8]
 8001b4c:	9303      	str	r3, [sp, #12]
 8001b4e:	9304      	str	r3, [sp, #16]
 8001b50:	9305      	str	r3, [sp, #20]
  hadc1.Instance = ADC1;
 8001b52:	4818      	ldr	r0, [pc, #96]	@ (8001bb4 <MX_ADC1_Init+0x74>)
 8001b54:	4a18      	ldr	r2, [pc, #96]	@ (8001bb8 <MX_ADC1_Init+0x78>)
 8001b56:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b58:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b5a:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b5c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b5e:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b60:	2204      	movs	r2, #4
 8001b62:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b64:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b66:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001b68:	2201      	movs	r2, #1
 8001b6a:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b6c:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b70:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b72:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b74:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b78:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001b7a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b7e:	f000 fecb 	bl	8002918 <HAL_ADC_Init>
 8001b82:	b990      	cbnz	r0, 8001baa <MX_ADC1_Init+0x6a>
  sConfig.Channel = ADC_CHANNEL_3;
 8001b84:	4b0d      	ldr	r3, [pc, #52]	@ (8001bbc <MX_ADC1_Init+0x7c>)
 8001b86:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b88:	2306      	movs	r3, #6
 8001b8a:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b90:	227f      	movs	r2, #127	@ 0x7f
 8001b92:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b94:	2204      	movs	r2, #4
 8001b96:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8001b98:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b9a:	4669      	mov	r1, sp
 8001b9c:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <MX_ADC1_Init+0x74>)
 8001b9e:	f000 ffa7 	bl	8002af0 <HAL_ADC_ConfigChannel>
 8001ba2:	b920      	cbnz	r0, 8001bae <MX_ADC1_Init+0x6e>
}
 8001ba4:	b007      	add	sp, #28
 8001ba6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001baa:	f7ff ffb9 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001bae:	f7ff ffb7 	bl	8001b20 <Error_Handler>
 8001bb2:	bf00      	nop
 8001bb4:	20000540 	.word	0x20000540
 8001bb8:	50040000 	.word	0x50040000
 8001bbc:	0c900008 	.word	0x0c900008

08001bc0 <MX_I2C1_Init>:
{
 8001bc0:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8001bc2:	4811      	ldr	r0, [pc, #68]	@ (8001c08 <MX_I2C1_Init+0x48>)
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_I2C1_Init+0x4c>)
 8001bc6:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bca:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd4:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bd6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bd8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bda:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bdc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bde:	f001 fb39 	bl	8003254 <HAL_I2C_Init>
 8001be2:	b950      	cbnz	r0, 8001bfa <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001be4:	2100      	movs	r1, #0
 8001be6:	4808      	ldr	r0, [pc, #32]	@ (8001c08 <MX_I2C1_Init+0x48>)
 8001be8:	f001 fb98 	bl	800331c <HAL_I2CEx_ConfigAnalogFilter>
 8001bec:	b938      	cbnz	r0, 8001bfe <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <MX_I2C1_Init+0x48>)
 8001bf2:	f001 fbc1 	bl	8003378 <HAL_I2CEx_ConfigDigitalFilter>
 8001bf6:	b920      	cbnz	r0, 8001c02 <MX_I2C1_Init+0x42>
}
 8001bf8:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001bfa:	f7ff ff91 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001bfe:	f7ff ff8f 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001c02:	f7ff ff8d 	bl	8001b20 <Error_Handler>
 8001c06:	bf00      	nop
 8001c08:	200004ec 	.word	0x200004ec
 8001c0c:	40005400 	.word	0x40005400
 8001c10:	10b17db5 	.word	0x10b17db5

08001c14 <MX_TIM1_Init>:
{
 8001c14:	b510      	push	{r4, lr}
 8001c16:	b09c      	sub	sp, #112	@ 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c18:	2400      	movs	r4, #0
 8001c1a:	9418      	str	r4, [sp, #96]	@ 0x60
 8001c1c:	9419      	str	r4, [sp, #100]	@ 0x64
 8001c1e:	941a      	str	r4, [sp, #104]	@ 0x68
 8001c20:	941b      	str	r4, [sp, #108]	@ 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c22:	9415      	str	r4, [sp, #84]	@ 0x54
 8001c24:	9416      	str	r4, [sp, #88]	@ 0x58
 8001c26:	9417      	str	r4, [sp, #92]	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c28:	940e      	str	r4, [sp, #56]	@ 0x38
 8001c2a:	940f      	str	r4, [sp, #60]	@ 0x3c
 8001c2c:	9410      	str	r4, [sp, #64]	@ 0x40
 8001c2e:	9411      	str	r4, [sp, #68]	@ 0x44
 8001c30:	9412      	str	r4, [sp, #72]	@ 0x48
 8001c32:	9413      	str	r4, [sp, #76]	@ 0x4c
 8001c34:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c36:	2234      	movs	r2, #52	@ 0x34
 8001c38:	4621      	mov	r1, r4
 8001c3a:	a801      	add	r0, sp, #4
 8001c3c:	f007 f9b1 	bl	8008fa2 <memset>
  htim1.Instance = TIM1;
 8001c40:	4837      	ldr	r0, [pc, #220]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001c42:	4b38      	ldr	r3, [pc, #224]	@ (8001d24 <MX_TIM1_Init+0x110>)
 8001c44:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001c46:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c48:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 8001c4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c4e:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c50:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c52:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c54:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c56:	f004 f96d 	bl	8005f34 <HAL_TIM_Base_Init>
 8001c5a:	2800      	cmp	r0, #0
 8001c5c:	d14f      	bne.n	8001cfe <MX_TIM1_Init+0xea>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c62:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c64:	a918      	add	r1, sp, #96	@ 0x60
 8001c66:	482e      	ldr	r0, [pc, #184]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001c68:	f004 fb44 	bl	80062f4 <HAL_TIM_ConfigClockSource>
 8001c6c:	2800      	cmp	r0, #0
 8001c6e:	d148      	bne.n	8001d02 <MX_TIM1_Init+0xee>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c70:	482b      	ldr	r0, [pc, #172]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001c72:	f004 f9bf 	bl	8005ff4 <HAL_TIM_PWM_Init>
 8001c76:	2800      	cmp	r0, #0
 8001c78:	d145      	bne.n	8001d06 <MX_TIM1_Init+0xf2>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001c7a:	4829      	ldr	r0, [pc, #164]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001c7c:	f004 f98a 	bl	8005f94 <HAL_TIM_OC_Init>
 8001c80:	2800      	cmp	r0, #0
 8001c82:	d142      	bne.n	8001d0a <MX_TIM1_Init+0xf6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c84:	2300      	movs	r3, #0
 8001c86:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c88:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c8a:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c8c:	a915      	add	r1, sp, #84	@ 0x54
 8001c8e:	4824      	ldr	r0, [pc, #144]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001c90:	f004 fbb0 	bl	80063f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c94:	2800      	cmp	r0, #0
 8001c96:	d13a      	bne.n	8001d0e <MX_TIM1_Init+0xfa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c98:	2360      	movs	r3, #96	@ 0x60
 8001c9a:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ca0:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ca2:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ca4:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ca6:	9213      	str	r2, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ca8:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001caa:	a90e      	add	r1, sp, #56	@ 0x38
 8001cac:	481c      	ldr	r0, [pc, #112]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001cae:	f004 fa76 	bl	800619e <HAL_TIM_PWM_ConfigChannel>
 8001cb2:	2800      	cmp	r0, #0
 8001cb4:	d12d      	bne.n	8001d12 <MX_TIM1_Init+0xfe>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cba:	2208      	movs	r2, #8
 8001cbc:	a90e      	add	r1, sp, #56	@ 0x38
 8001cbe:	4818      	ldr	r0, [pc, #96]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001cc0:	f004 fa30 	bl	8006124 <HAL_TIM_OC_ConfigChannel>
 8001cc4:	bb38      	cbnz	r0, 8001d16 <MX_TIM1_Init+0x102>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cca:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ccc:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cce:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cd0:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cd2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cd6:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cd8:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001cda:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001cdc:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001cde:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ce2:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ce4:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001ce6:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ce8:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cea:	a901      	add	r1, sp, #4
 8001cec:	480c      	ldr	r0, [pc, #48]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001cee:	f004 fbb5 	bl	800645c <HAL_TIMEx_ConfigBreakDeadTime>
 8001cf2:	b990      	cbnz	r0, 8001d1a <MX_TIM1_Init+0x106>
  HAL_TIM_MspPostInit(&htim1);
 8001cf4:	480a      	ldr	r0, [pc, #40]	@ (8001d20 <MX_TIM1_Init+0x10c>)
 8001cf6:	f001 fcc9 	bl	800368c <HAL_TIM_MspPostInit>
}
 8001cfa:	b01c      	add	sp, #112	@ 0x70
 8001cfc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001cfe:	f7ff ff0f 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d02:	f7ff ff0d 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d06:	f7ff ff0b 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d0a:	f7ff ff09 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d0e:	f7ff ff07 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d12:	f7ff ff05 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d16:	f7ff ff03 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001d1a:	f7ff ff01 	bl	8001b20 <Error_Handler>
 8001d1e:	bf00      	nop
 8001d20:	20000440 	.word	0x20000440
 8001d24:	40012c00 	.word	0x40012c00

08001d28 <MX_TIM16_Init>:
{
 8001d28:	b510      	push	{r4, lr}
 8001d2a:	b094      	sub	sp, #80	@ 0x50
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d2c:	2400      	movs	r4, #0
 8001d2e:	940d      	str	r4, [sp, #52]	@ 0x34
 8001d30:	940e      	str	r4, [sp, #56]	@ 0x38
 8001d32:	940f      	str	r4, [sp, #60]	@ 0x3c
 8001d34:	9410      	str	r4, [sp, #64]	@ 0x40
 8001d36:	9411      	str	r4, [sp, #68]	@ 0x44
 8001d38:	9412      	str	r4, [sp, #72]	@ 0x48
 8001d3a:	9413      	str	r4, [sp, #76]	@ 0x4c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d3c:	2234      	movs	r2, #52	@ 0x34
 8001d3e:	4621      	mov	r1, r4
 8001d40:	4668      	mov	r0, sp
 8001d42:	f007 f92e 	bl	8008fa2 <memset>
  htim16.Instance = TIM16;
 8001d46:	4822      	ldr	r0, [pc, #136]	@ (8001dd0 <MX_TIM16_Init+0xa8>)
 8001d48:	4b22      	ldr	r3, [pc, #136]	@ (8001dd4 <MX_TIM16_Init+0xac>)
 8001d4a:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 0;
 8001d4c:	6044      	str	r4, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4e:	6084      	str	r4, [r0, #8]
  htim16.Init.Period = 65535;
 8001d50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d54:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d56:	6104      	str	r4, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8001d58:	6144      	str	r4, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5a:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001d5c:	f004 f8ea 	bl	8005f34 <HAL_TIM_Base_Init>
 8001d60:	2800      	cmp	r0, #0
 8001d62:	d12b      	bne.n	8001dbc <MX_TIM16_Init+0x94>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001d64:	481a      	ldr	r0, [pc, #104]	@ (8001dd0 <MX_TIM16_Init+0xa8>)
 8001d66:	f004 f945 	bl	8005ff4 <HAL_TIM_PWM_Init>
 8001d6a:	bb48      	cbnz	r0, 8001dc0 <MX_TIM16_Init+0x98>
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8001d6c:	2108      	movs	r1, #8
 8001d6e:	4818      	ldr	r0, [pc, #96]	@ (8001dd0 <MX_TIM16_Init+0xa8>)
 8001d70:	f004 f970 	bl	8006054 <HAL_TIM_OnePulse_Init>
 8001d74:	bb30      	cbnz	r0, 8001dc4 <MX_TIM16_Init+0x9c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d76:	2360      	movs	r3, #96	@ 0x60
 8001d78:	930d      	str	r3, [sp, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d7e:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d80:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d82:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d84:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d86:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d88:	a90d      	add	r1, sp, #52	@ 0x34
 8001d8a:	4811      	ldr	r0, [pc, #68]	@ (8001dd0 <MX_TIM16_Init+0xa8>)
 8001d8c:	f004 fa07 	bl	800619e <HAL_TIM_PWM_ConfigChannel>
 8001d90:	b9d0      	cbnz	r0, 8001dc8 <MX_TIM16_Init+0xa0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d96:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d98:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d9a:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d9c:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001da2:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001da4:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001da6:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001da8:	4669      	mov	r1, sp
 8001daa:	4809      	ldr	r0, [pc, #36]	@ (8001dd0 <MX_TIM16_Init+0xa8>)
 8001dac:	f004 fb56 	bl	800645c <HAL_TIMEx_ConfigBreakDeadTime>
 8001db0:	b960      	cbnz	r0, 8001dcc <MX_TIM16_Init+0xa4>
  HAL_TIM_MspPostInit(&htim16);
 8001db2:	4807      	ldr	r0, [pc, #28]	@ (8001dd0 <MX_TIM16_Init+0xa8>)
 8001db4:	f001 fc6a 	bl	800368c <HAL_TIM_MspPostInit>
}
 8001db8:	b014      	add	sp, #80	@ 0x50
 8001dba:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001dbc:	f7ff feb0 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001dc0:	f7ff feae 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001dc4:	f7ff feac 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001dc8:	f7ff feaa 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001dcc:	f7ff fea8 	bl	8001b20 <Error_Handler>
 8001dd0:	200003a8 	.word	0x200003a8
 8001dd4:	40014400 	.word	0x40014400

08001dd8 <MX_USART1_UART_Init>:
{
 8001dd8:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8001dda:	4815      	ldr	r0, [pc, #84]	@ (8001e30 <MX_USART1_UART_Init+0x58>)
 8001ddc:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <MX_USART1_UART_Init+0x5c>)
 8001dde:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001de0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001de4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	2300      	movs	r3, #0
 8001de8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dea:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dec:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dee:	220c      	movs	r2, #12
 8001df0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001df6:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001df8:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dfa:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dfc:	f004 fdef 	bl	80069de <HAL_UART_Init>
 8001e00:	b970      	cbnz	r0, 8001e20 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e02:	2100      	movs	r1, #0
 8001e04:	480a      	ldr	r0, [pc, #40]	@ (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e06:	f004 fe62 	bl	8006ace <HAL_UARTEx_SetTxFifoThreshold>
 8001e0a:	b958      	cbnz	r0, 8001e24 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4808      	ldr	r0, [pc, #32]	@ (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e10:	f004 fe82 	bl	8006b18 <HAL_UARTEx_SetRxFifoThreshold>
 8001e14:	b940      	cbnz	r0, 8001e28 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e16:	4806      	ldr	r0, [pc, #24]	@ (8001e30 <MX_USART1_UART_Init+0x58>)
 8001e18:	f004 fe3a 	bl	8006a90 <HAL_UARTEx_DisableFifoMode>
 8001e1c:	b930      	cbnz	r0, 8001e2c <MX_USART1_UART_Init+0x54>
}
 8001e1e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001e20:	f7ff fe7e 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001e24:	f7ff fe7c 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001e28:	f7ff fe7a 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001e2c:	f7ff fe78 	bl	8001b20 <Error_Handler>
 8001e30:	20000314 	.word	0x20000314
 8001e34:	40013800 	.word	0x40013800

08001e38 <MX_TIM2_Init>:
{
 8001e38:	b500      	push	{lr}
 8001e3a:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9307      	str	r3, [sp, #28]
 8001e40:	9308      	str	r3, [sp, #32]
 8001e42:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	9301      	str	r3, [sp, #4]
 8001e48:	9302      	str	r3, [sp, #8]
 8001e4a:	9303      	str	r3, [sp, #12]
 8001e4c:	9304      	str	r3, [sp, #16]
 8001e4e:	9305      	str	r3, [sp, #20]
 8001e50:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8001e52:	481e      	ldr	r0, [pc, #120]	@ (8001ecc <MX_TIM2_Init+0x94>)
 8001e54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e58:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8001e5a:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5c:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 8001e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e62:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e64:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e66:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e68:	f004 f8c4 	bl	8005ff4 <HAL_TIM_PWM_Init>
 8001e6c:	bb20      	cbnz	r0, 8001eb8 <MX_TIM2_Init+0x80>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e72:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e74:	a907      	add	r1, sp, #28
 8001e76:	4815      	ldr	r0, [pc, #84]	@ (8001ecc <MX_TIM2_Init+0x94>)
 8001e78:	f004 fabc 	bl	80063f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7c:	b9f0      	cbnz	r0, 8001ebc <MX_TIM2_Init+0x84>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e7e:	2360      	movs	r3, #96	@ 0x60
 8001e80:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8001e82:	2200      	movs	r2, #0
 8001e84:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e86:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e88:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e8a:	4669      	mov	r1, sp
 8001e8c:	480f      	ldr	r0, [pc, #60]	@ (8001ecc <MX_TIM2_Init+0x94>)
 8001e8e:	f004 f986 	bl	800619e <HAL_TIM_PWM_ConfigChannel>
 8001e92:	b9a8      	cbnz	r0, 8001ec0 <MX_TIM2_Init+0x88>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e94:	2204      	movs	r2, #4
 8001e96:	4669      	mov	r1, sp
 8001e98:	480c      	ldr	r0, [pc, #48]	@ (8001ecc <MX_TIM2_Init+0x94>)
 8001e9a:	f004 f980 	bl	800619e <HAL_TIM_PWM_ConfigChannel>
 8001e9e:	b988      	cbnz	r0, 8001ec4 <MX_TIM2_Init+0x8c>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	4669      	mov	r1, sp
 8001ea4:	4809      	ldr	r0, [pc, #36]	@ (8001ecc <MX_TIM2_Init+0x94>)
 8001ea6:	f004 f97a 	bl	800619e <HAL_TIM_PWM_ConfigChannel>
 8001eaa:	b968      	cbnz	r0, 8001ec8 <MX_TIM2_Init+0x90>
  HAL_TIM_MspPostInit(&htim2);
 8001eac:	4807      	ldr	r0, [pc, #28]	@ (8001ecc <MX_TIM2_Init+0x94>)
 8001eae:	f001 fbed 	bl	800368c <HAL_TIM_MspPostInit>
}
 8001eb2:	b00b      	add	sp, #44	@ 0x2c
 8001eb4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001eb8:	f7ff fe32 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001ebc:	f7ff fe30 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001ec0:	f7ff fe2e 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001ec4:	f7ff fe2c 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001ec8:	f7ff fe2a 	bl	8001b20 <Error_Handler>
 8001ecc:	200003f4 	.word	0x200003f4

08001ed0 <MX_RTC_Init>:
{
 8001ed0:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 8001ed2:	480e      	ldr	r0, [pc, #56]	@ (8001f0c <MX_RTC_Init+0x3c>)
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <MX_RTC_Init+0x40>)
 8001ed6:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8001edc:	220f      	movs	r2, #15
 8001ede:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8001ee0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001ee4:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ee6:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ee8:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001eea:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001eec:	6143      	str	r3, [r0, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001eee:	f003 fd2d 	bl	800594c <HAL_RTC_Init>
 8001ef2:	b930      	cbnz	r0, 8001f02 <MX_RTC_Init+0x32>
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	4804      	ldr	r0, [pc, #16]	@ (8001f0c <MX_RTC_Init+0x3c>)
 8001efa:	f003 fd7c 	bl	80059f6 <HAL_RTCEx_SetWakeUpTimer>
 8001efe:	b910      	cbnz	r0, 8001f06 <MX_RTC_Init+0x36>
}
 8001f00:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001f02:	f7ff fe0d 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001f06:	f7ff fe0b 	bl	8001b20 <Error_Handler>
 8001f0a:	bf00      	nop
 8001f0c:	2000048c 	.word	0x2000048c
 8001f10:	40002800 	.word	0x40002800

08001f14 <SystemClock_Config>:
{
 8001f14:	b510      	push	{r4, lr}
 8001f16:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f18:	2248      	movs	r2, #72	@ 0x48
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	a808      	add	r0, sp, #32
 8001f1e:	f007 f840 	bl	8008fa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f22:	2400      	movs	r4, #0
 8001f24:	9401      	str	r4, [sp, #4]
 8001f26:	9402      	str	r4, [sp, #8]
 8001f28:	9403      	str	r4, [sp, #12]
 8001f2a:	9404      	str	r4, [sp, #16]
 8001f2c:	9405      	str	r4, [sp, #20]
 8001f2e:	9406      	str	r4, [sp, #24]
 8001f30:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8001f32:	f002 fc61 	bl	80047f8 <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001f36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f3a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001f3e:	f023 0318 	bic.w	r3, r3, #24
 8001f42:	f043 0310 	orr.w	r3, r3, #16
 8001f46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f4a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f4e:	6813      	ldr	r3, [r2, #0]
 8001f50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	6813      	ldr	r3, [r2, #0]
 8001f5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8001f64:	232f      	movs	r3, #47	@ 0x2f
 8001f66:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f6c:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f76:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001f78:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f7a:	2240      	movs	r2, #64	@ 0x40
 8001f7c:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001f7e:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001f80:	2260      	movs	r2, #96	@ 0x60
 8001f82:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001f84:	2205      	movs	r2, #5
 8001f86:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f88:	2202      	movs	r2, #2
 8001f8a:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001f8c:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001f8e:	9415      	str	r4, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001f90:	2320      	movs	r3, #32
 8001f92:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f98:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f9a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001f9e:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001fa0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fa4:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fa6:	a808      	add	r0, sp, #32
 8001fa8:	f002 fd34 	bl	8004a14 <HAL_RCC_OscConfig>
 8001fac:	b990      	cbnz	r0, 8001fd4 <SystemClock_Config+0xc0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001fae:	236f      	movs	r3, #111	@ 0x6f
 8001fb0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb2:	2103      	movs	r1, #3
 8001fb4:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fba:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fbc:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8001fbe:	2280      	movs	r2, #128	@ 0x80
 8001fc0:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001fc2:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001fc4:	a801      	add	r0, sp, #4
 8001fc6:	f003 f8b1 	bl	800512c <HAL_RCC_ClockConfig>
 8001fca:	b928      	cbnz	r0, 8001fd8 <SystemClock_Config+0xc4>
  HAL_RCCEx_EnableMSIPLLMode();
 8001fcc:	f003 fc62 	bl	8005894 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001fd0:	b01a      	add	sp, #104	@ 0x68
 8001fd2:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001fd4:	f7ff fda4 	bl	8001b20 <Error_Handler>
    Error_Handler();
 8001fd8:	f7ff fda2 	bl	8001b20 <Error_Handler>

08001fdc <PeriphCommonClock_Config>:
{
 8001fdc:	b500      	push	{lr}
 8001fde:	b095      	sub	sp, #84	@ 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fe0:	2250      	movs	r2, #80	@ 0x50
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4668      	mov	r0, sp
 8001fe6:	f006 ffdc 	bl	8008fa2 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8001fea:	f44f 5354 	mov.w	r3, #13568	@ 0x3500
 8001fee:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8001ff0:	2318      	movs	r3, #24
 8001ff2:	9301      	str	r3, [sp, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001ff4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ff8:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001ffa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ffe:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002000:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002004:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8002006:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 800200a:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800200c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002010:	930d      	str	r3, [sp, #52]	@ 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002012:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002016:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8002018:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800201c:	9311      	str	r3, [sp, #68]	@ 0x44
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800201e:	2310      	movs	r3, #16
 8002020:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002022:	4668      	mov	r0, sp
 8002024:	f003 fabd 	bl	80055a2 <HAL_RCCEx_PeriphCLKConfig>
 8002028:	b910      	cbnz	r0, 8002030 <PeriphCommonClock_Config+0x54>
}
 800202a:	b015      	add	sp, #84	@ 0x54
 800202c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002030:	f7ff fd76 	bl	8001b20 <Error_Handler>

08002034 <main>:
{
 8002034:	b508      	push	{r3, lr}
  HAL_Init();
 8002036:	f000 fc13 	bl	8002860 <HAL_Init>
  MX_APPE_Config();
 800203a:	f7fe fbb3 	bl	80007a4 <MX_APPE_Config>
  SystemClock_Config();
 800203e:	f7ff ff69 	bl	8001f14 <SystemClock_Config>
  PeriphCommonClock_Config();
 8002042:	f7ff ffcb 	bl	8001fdc <PeriphCommonClock_Config>
  MX_IPCC_Init();
 8002046:	f7ff fd6d 	bl	8001b24 <MX_IPCC_Init>
  MX_GPIO_Init();
 800204a:	f7ff fcd1 	bl	80019f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800204e:	f7ff fd77 	bl	8001b40 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002052:	f7ff fdb5 	bl	8001bc0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002056:	f7ff fddd 	bl	8001c14 <MX_TIM1_Init>
  MX_TIM16_Init();
 800205a:	f7ff fe65 	bl	8001d28 <MX_TIM16_Init>
  MX_USART1_UART_Init();
 800205e:	f7ff febb 	bl	8001dd8 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8002062:	f005 fe8b 	bl	8007d7c <MX_USB_Device_Init>
  MX_TIM2_Init();
 8002066:	f7ff fee7 	bl	8001e38 <MX_TIM2_Init>
  MX_RTC_Init();
 800206a:	f7ff ff31 	bl	8001ed0 <MX_RTC_Init>
  MX_APPE_Init();
 800206e:	f7fe fbb3 	bl	80007d8 <MX_APPE_Init>
    aci_hal_write_config_data();
 8002072:	f7fe fe73 	bl	8000d5c <aci_hal_write_config_data>
    aci_hal_set_tx_power_level();
 8002076:	f7fe fea1 	bl	8000dbc <aci_hal_set_tx_power_level>
    aci_gatt_init();
 800207a:	f7fe fd40 	bl	8000afe <aci_gatt_init>
    aci_gap_init("Linea");
 800207e:	4803      	ldr	r0, [pc, #12]	@ (800208c <main+0x58>)
 8002080:	f7fe fcb0 	bl	80009e4 <aci_gap_init>
    MX_APPE_Process();
 8002084:	f7fe fbb6 	bl	80007f4 <MX_APPE_Process>
  while (1)
 8002088:	e7f3      	b.n	8002072 <main+0x3e>
 800208a:	bf00      	nop
 800208c:	08009378 	.word	0x08009378

08002090 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8002090:	b508      	push	{r3, lr}
  return memcpy( dest, src, size );
 8002092:	f006 ffb3 	bl	8008ffc <memcpy>
}
 8002096:	bd08      	pop	{r3, pc}

08002098 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8002098:	b508      	push	{r3, lr}
  return memset( ptr, value, size );
 800209a:	f006 ff82 	bl	8008fa2 <memset>
}
 800209e:	bd08      	pop	{r3, pc}

080020a0 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 80020a0:	4601      	mov	r1, r0
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 80020a2:	4807      	ldr	r0, [pc, #28]	@ (80020c0 <OTP_Read+0x20>)

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 80020a4:	79c3      	ldrb	r3, [r0, #7]
 80020a6:	428b      	cmp	r3, r1
 80020a8:	d004      	beq.n	80020b4 <OTP_Read+0x14>
 80020aa:	4a06      	ldr	r2, [pc, #24]	@ (80020c4 <OTP_Read+0x24>)
 80020ac:	4290      	cmp	r0, r2
 80020ae:	d001      	beq.n	80020b4 <OTP_Read+0x14>
  {
    p_id -= 8 ;
 80020b0:	3808      	subs	r0, #8
 80020b2:	e7f7      	b.n	80020a4 <OTP_Read+0x4>
  }

  if((*( p_id + 7 )) != id)
 80020b4:	428b      	cmp	r3, r1
 80020b6:	d100      	bne.n	80020ba <OTP_Read+0x1a>
  {
    p_id = 0 ;
  }

  return p_id ;
}
 80020b8:	4770      	bx	lr
    p_id = 0 ;
 80020ba:	2000      	movs	r0, #0
  return p_id ;
 80020bc:	e7fc      	b.n	80020b8 <OTP_Read+0x18>
 80020be:	bf00      	nop
 80020c0:	1fff73f8 	.word	0x1fff73f8
 80020c4:	1fff7000 	.word	0x1fff7000

080020c8 <P2PS_STM_App_Notification>:
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
}
 80020c8:	4770      	bx	lr

080020ca <P2PS_APP_Notification>:
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
}
 80020ca:	4770      	bx	lr

080020cc <P2PS_APP_Init>:
{
/* USER CODE BEGIN P2PS_APP_Init */

/* USER CODE END P2PS_APP_Init */
  return;
}
 80020cc:	4770      	bx	lr
	...

080020d0 <PeerToPeer_Event_Handler>:
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);

  switch(event_pckt->evt)
 80020d0:	7843      	ldrb	r3, [r0, #1]
 80020d2:	2bff      	cmp	r3, #255	@ 0xff
 80020d4:	d001      	beq.n	80020da <PeerToPeer_Event_Handler+0xa>
  return_value = SVCCTL_EvtNotAck;
 80020d6:	2000      	movs	r0, #0
 80020d8:	4770      	bx	lr
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
      switch(blecore_evt->ecode)
 80020da:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 80020de:	f640 4301 	movw	r3, #3073	@ 0xc01
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d001      	beq.n	80020ea <PeerToPeer_Event_Handler+0x1a>
  return_value = SVCCTL_EvtNotAck;
 80020e6:	2000      	movs	r0, #0
    default:
      break;
  }

  return(return_value);
}/* end SVCCTL_EvtAckStatus_t */
 80020e8:	4770      	bx	lr
{
 80020ea:	b510      	push	{r4, lr}
 80020ec:	b084      	sub	sp, #16
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 80020ee:	f8b0 2007 	ldrh.w	r2, [r0, #7]
 80020f2:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <PeerToPeer_Event_Handler+0x80>)
 80020f4:	889b      	ldrh	r3, [r3, #4]
 80020f6:	3302      	adds	r3, #2
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d007      	beq.n	800210c <PeerToPeer_Event_Handler+0x3c>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 80020fc:	4b14      	ldr	r3, [pc, #80]	@ (8002150 <PeerToPeer_Event_Handler+0x80>)
 80020fe:	885b      	ldrh	r3, [r3, #2]
 8002100:	3301      	adds	r3, #1
 8002102:	429a      	cmp	r2, r3
 8002104:	d016      	beq.n	8002134 <PeerToPeer_Event_Handler+0x64>
  return_value = SVCCTL_EvtNotAck;
 8002106:	2000      	movs	r0, #0
}/* end SVCCTL_EvtAckStatus_t */
 8002108:	b004      	add	sp, #16
 800210a:	bd10      	pop	{r4, pc}
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800210c:	7b43      	ldrb	r3, [r0, #13]
 800210e:	f013 0f01 	tst.w	r3, #1
 8002112:	d007      	beq.n	8002124 <PeerToPeer_Event_Handler+0x54>
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 8002114:	2300      	movs	r3, #0
 8002116:	f88d 3000 	strb.w	r3, [sp]
                P2PS_STM_App_Notification(&Notification);
 800211a:	4668      	mov	r0, sp
 800211c:	f7ff ffd4 	bl	80020c8 <P2PS_STM_App_Notification>
              return_value = SVCCTL_EvtAckFlowEnable;
 8002120:	2001      	movs	r0, #1
 8002122:	e7f1      	b.n	8002108 <PeerToPeer_Event_Handler+0x38>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 8002124:	2401      	movs	r4, #1
 8002126:	f88d 4000 	strb.w	r4, [sp]
                P2PS_STM_App_Notification(&Notification);
 800212a:	4668      	mov	r0, sp
 800212c:	f7ff ffcc 	bl	80020c8 <P2PS_STM_App_Notification>
              return_value = SVCCTL_EvtAckFlowEnable;
 8002130:	4620      	mov	r0, r4
 8002132:	e7e9      	b.n	8002108 <PeerToPeer_Event_Handler+0x38>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 8002134:	2303      	movs	r3, #3
 8002136:	f88d 3000 	strb.w	r3, [sp]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800213a:	f8b0 300b 	ldrh.w	r3, [r0, #11]
 800213e:	f88d 3008 	strb.w	r3, [sp, #8]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8002142:	300d      	adds	r0, #13
 8002144:	9001      	str	r0, [sp, #4]
              P2PS_STM_App_Notification(&Notification);  
 8002146:	4668      	mov	r0, sp
 8002148:	f7ff ffbe 	bl	80020c8 <P2PS_STM_App_Notification>
  return_value = SVCCTL_EvtNotAck;
 800214c:	2000      	movs	r0, #0
 800214e:	e7db      	b.n	8002108 <PeerToPeer_Event_Handler+0x38>
 8002150:	20000154 	.word	0x20000154

08002154 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 8002154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002158:	b08b      	sub	sp, #44	@ 0x2c
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800215a:	4862      	ldr	r0, [pc, #392]	@ (80022e4 <P2PS_STM_Init+0x190>)
 800215c:	f005 fcba 	bl	8007ad4 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 8002160:	238f      	movs	r3, #143	@ 0x8f
 8002162:	f88d 3018 	strb.w	r3, [sp, #24]
 8002166:	23e5      	movs	r3, #229	@ 0xe5
 8002168:	f88d 3019 	strb.w	r3, [sp, #25]
 800216c:	23b3      	movs	r3, #179	@ 0xb3
 800216e:	f88d 301a 	strb.w	r3, [sp, #26]
 8002172:	23d5      	movs	r3, #213	@ 0xd5
 8002174:	f88d 301b 	strb.w	r3, [sp, #27]
 8002178:	232e      	movs	r3, #46	@ 0x2e
 800217a:	f88d 301c 	strb.w	r3, [sp, #28]
 800217e:	237f      	movs	r3, #127	@ 0x7f
 8002180:	f88d 301d 	strb.w	r3, [sp, #29]
 8002184:	234a      	movs	r3, #74	@ 0x4a
 8002186:	f88d 301e 	strb.w	r3, [sp, #30]
 800218a:	2398      	movs	r3, #152	@ 0x98
 800218c:	f88d 301f 	strb.w	r3, [sp, #31]
 8002190:	232a      	movs	r3, #42	@ 0x2a
 8002192:	f88d 3020 	strb.w	r3, [sp, #32]
 8002196:	2348      	movs	r3, #72	@ 0x48
 8002198:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
 800219c:	237a      	movs	r3, #122	@ 0x7a
 800219e:	f88d 3022 	strb.w	r3, [sp, #34]	@ 0x22
 80021a2:	23cc      	movs	r3, #204	@ 0xcc
 80021a4:	f88d 3023 	strb.w	r3, [sp, #35]	@ 0x23
 80021a8:	2340      	movs	r3, #64	@ 0x40
 80021aa:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80021ae:	27fe      	movs	r7, #254	@ 0xfe
 80021b0:	f88d 7025 	strb.w	r7, [sp, #37]	@ 0x25
 80021b4:	2400      	movs	r4, #0
 80021b6:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 80021ba:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
    aci_gatt_add_service(UUID_TYPE_128,
 80021be:	4b4a      	ldr	r3, [pc, #296]	@ (80022e8 <P2PS_STM_Init+0x194>)
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	2306      	movs	r3, #6
 80021c4:	2201      	movs	r2, #1
 80021c6:	a906      	add	r1, sp, #24
 80021c8:	2002      	movs	r0, #2
 80021ca:	f7fe fcba 	bl	8000b42 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 80021ce:	f04f 0b19 	mov.w	fp, #25
 80021d2:	f88d b018 	strb.w	fp, [sp, #24]
 80021d6:	26ed      	movs	r6, #237	@ 0xed
 80021d8:	f88d 6019 	strb.w	r6, [sp, #25]
 80021dc:	f04f 0a82 	mov.w	sl, #130	@ 0x82
 80021e0:	f88d a01a 	strb.w	sl, [sp, #26]
 80021e4:	f06f 0351 	mvn.w	r3, #81	@ 0x51
 80021e8:	f88d 301b 	strb.w	r3, [sp, #27]
 80021ec:	f88d 601c 	strb.w	r6, [sp, #28]
 80021f0:	f04f 0221 	mov.w	r2, #33	@ 0x21
 80021f4:	f88d 201d 	strb.w	r2, [sp, #29]
 80021f8:	f04f 014c 	mov.w	r1, #76	@ 0x4c
 80021fc:	f88d 101e 	strb.w	r1, [sp, #30]
 8002200:	f06f 0062 	mvn.w	r0, #98	@ 0x62
 8002204:	f88d 001f 	strb.w	r0, [sp, #31]
 8002208:	f04f 0841 	mov.w	r8, #65	@ 0x41
 800220c:	f88d 8020 	strb.w	r8, [sp, #32]
 8002210:	f04f 0545 	mov.w	r5, #69	@ 0x45
 8002214:	f88d 5021 	strb.w	r5, [sp, #33]	@ 0x21
 8002218:	f04f 0c22 	mov.w	ip, #34	@ 0x22
 800221c:	f88d c022 	strb.w	ip, [sp, #34]	@ 0x22
 8002220:	f04f 098e 	mov.w	r9, #142	@ 0x8e
 8002224:	f88d 9023 	strb.w	r9, [sp, #35]	@ 0x23
 8002228:	f88d 8024 	strb.w	r8, [sp, #36]	@ 0x24
 800222c:	f88d 7025 	strb.w	r7, [sp, #37]	@ 0x25
 8002230:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 8002234:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8002238:	4b2b      	ldr	r3, [pc, #172]	@ (80022e8 <P2PS_STM_Init+0x194>)
 800223a:	f833 0b02 	ldrh.w	r0, [r3], #2
 800223e:	9305      	str	r3, [sp, #20]
 8002240:	2501      	movs	r5, #1
 8002242:	9504      	str	r5, [sp, #16]
 8002244:	f04f 0e0a 	mov.w	lr, #10
 8002248:	f8cd e00c 	str.w	lr, [sp, #12]
 800224c:	9502      	str	r5, [sp, #8]
 800224e:	9401      	str	r4, [sp, #4]
 8002250:	2306      	movs	r3, #6
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	2302      	movs	r3, #2
 8002256:	f10d 0e18 	add.w	lr, sp, #24
 800225a:	4672      	mov	r2, lr
 800225c:	4619      	mov	r1, r3
 800225e:	f7fe fcc0 	bl	8000be2 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 8002262:	f88d b018 	strb.w	fp, [sp, #24]
 8002266:	f88d 6019 	strb.w	r6, [sp, #25]
 800226a:	f88d a01a 	strb.w	sl, [sp, #26]
 800226e:	f06f 0351 	mvn.w	r3, #81	@ 0x51
 8002272:	f88d 301b 	strb.w	r3, [sp, #27]
 8002276:	f88d 601c 	strb.w	r6, [sp, #28]
 800227a:	f04f 0221 	mov.w	r2, #33	@ 0x21
 800227e:	f88d 201d 	strb.w	r2, [sp, #29]
 8002282:	f04f 014c 	mov.w	r1, #76	@ 0x4c
 8002286:	f88d 101e 	strb.w	r1, [sp, #30]
 800228a:	f06f 0062 	mvn.w	r0, #98	@ 0x62
 800228e:	f88d 001f 	strb.w	r0, [sp, #31]
 8002292:	f88d 8020 	strb.w	r8, [sp, #32]
 8002296:	f04f 0345 	mov.w	r3, #69	@ 0x45
 800229a:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
 800229e:	f04f 0c22 	mov.w	ip, #34	@ 0x22
 80022a2:	f88d c022 	strb.w	ip, [sp, #34]	@ 0x22
 80022a6:	f88d 9023 	strb.w	r9, [sp, #35]	@ 0x23
 80022aa:	2342      	movs	r3, #66	@ 0x42
 80022ac:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80022b0:	f88d 7025 	strb.w	r7, [sp, #37]	@ 0x25
 80022b4:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
 80022b8:	f88d 4027 	strb.w	r4, [sp, #39]	@ 0x27
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 80022bc:	4b0a      	ldr	r3, [pc, #40]	@ (80022e8 <P2PS_STM_Init+0x194>)
 80022be:	f833 0b04 	ldrh.w	r0, [r3], #4
 80022c2:	9305      	str	r3, [sp, #20]
 80022c4:	9504      	str	r5, [sp, #16]
 80022c6:	230a      	movs	r3, #10
 80022c8:	9303      	str	r3, [sp, #12]
 80022ca:	9502      	str	r5, [sp, #8]
 80022cc:	9401      	str	r4, [sp, #4]
 80022ce:	2310      	movs	r3, #16
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2302      	movs	r3, #2
 80022d4:	aa06      	add	r2, sp, #24
 80022d6:	4619      	mov	r1, r3
 80022d8:	f7fe fc83 	bl	8000be2 <aci_gatt_add_char>
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
}
 80022dc:	b00b      	add	sp, #44	@ 0x2c
 80022de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022e2:	bf00      	nop
 80022e4:	080020d1 	.word	0x080020d1
 80022e8:	20000154 	.word	0x20000154

080022ec <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80022ec:	b500      	push	{lr}
 80022ee:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80022f0:	466b      	mov	r3, sp
 80022f2:	f100 020c 	add.w	r2, r0, #12
 80022f6:	212e      	movs	r1, #46	@ 0x2e
 80022f8:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 80022fc:	f000 f906 	bl	800250c <shci_send>
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 8002300:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8002304:	b005      	add	sp, #20
 8002306:	f85d fb04 	ldr.w	pc, [sp], #4

0800230a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800230a:	b500      	push	{lr}
 800230c:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800230e:	466b      	mov	r3, sp
 8002310:	f100 020c 	add.w	r2, r0, #12
 8002314:	210f      	movs	r1, #15
 8002316:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800231a:	f000 f8f7 	bl	800250c <shci_send>
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 800231e:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8002322:	b005      	add	sp, #20
 8002324:	f85d fb04 	ldr.w	pc, [sp], #4

08002328 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8002328:	b500      	push	{lr}
 800232a:	b085      	sub	sp, #20
 800232c:	4602      	mov	r2, r0
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800232e:	466b      	mov	r3, sp
 8002330:	2110      	movs	r1, #16
 8002332:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8002336:	f000 f8e9 	bl	800250c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 800233a:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800233e:	b005      	add	sp, #20
 8002340:	f85d fb04 	ldr.w	pc, [sp], #4

08002344 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8002344:	b430      	push	{r4, r5}
  uint32_t wireless_firmware_infoStack = 0;
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
  uint32_t fus_version = 0;
  uint32_t fus_memorySize = 0;

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8002346:	4b21      	ldr	r3, [pc, #132]	@ (80023cc <SHCI_GetWirelessFwInfo+0x88>)
 8002348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800234a:	f3c3 030d 	ubfx	r3, r3, #0, #14
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002354:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8002358:	681a      	ldr	r2, [r3, #0]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800235a:	6811      	ldr	r1, [r2, #0]
 800235c:	4b1c      	ldr	r3, [pc, #112]	@ (80023d0 <SHCI_GetWirelessFwInfo+0x8c>)
 800235e:	4299      	cmp	r1, r3
 8002360:	d02d      	beq.n	80023be <SHCI_GetWirelessFwInfo+0x7a>

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8002362:	6913      	ldr	r3, [r2, #16]
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8002364:	6954      	ldr	r4, [r2, #20]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8002366:	6995      	ldr	r5, [r2, #24]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8002368:	6851      	ldr	r1, [r2, #4]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800236a:	6892      	ldr	r2, [r2, #8]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800236c:	ea4f 6c13 	mov.w	ip, r3, lsr #24
 8002370:	f880 c000 	strb.w	ip, [r0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8002374:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8002378:	f880 c001 	strb.w	ip, [r0, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800237c:	ea4f 2c13 	mov.w	ip, r3, lsr #8
 8002380:	f880 c002 	strb.w	ip, [r0, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8002384:	f3c3 1c03 	ubfx	ip, r3, #4, #4
 8002388:	f880 c003 	strb.w	ip, [r0, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800238c:	f003 030f 	and.w	r3, r3, #15
 8002390:	7103      	strb	r3, [r0, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8002392:	0e23      	lsrs	r3, r4, #24
 8002394:	7143      	strb	r3, [r0, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8002396:	0c23      	lsrs	r3, r4, #16
 8002398:	7183      	strb	r3, [r0, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800239a:	0a23      	lsrs	r3, r4, #8
 800239c:	71c3      	strb	r3, [r0, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800239e:	7204      	strb	r4, [r0, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80023a0:	7245      	strb	r5, [r0, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80023a2:	0e0b      	lsrs	r3, r1, #24
 80023a4:	7283      	strb	r3, [r0, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80023a6:	0c0b      	lsrs	r3, r1, #16
 80023a8:	72c3      	strb	r3, [r0, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80023aa:	0a09      	lsrs	r1, r1, #8
 80023ac:	7301      	strb	r1, [r0, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80023ae:	0e13      	lsrs	r3, r2, #24
 80023b0:	7343      	strb	r3, [r0, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80023b2:	0c13      	lsrs	r3, r2, #16
 80023b4:	7383      	strb	r3, [r0, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80023b6:	73c2      	strb	r2, [r0, #15]

  return (SHCI_Success);
}
 80023b8:	2000      	movs	r0, #0
 80023ba:	bc30      	pop	{r4, r5}
 80023bc:	4770      	bx	lr
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 80023be:	6953      	ldr	r3, [r2, #20]
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80023c0:	6994      	ldr	r4, [r2, #24]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80023c2:	69d5      	ldr	r5, [r2, #28]
    fus_version =  p_fus_device_info_table->FusVersion;
 80023c4:	68d1      	ldr	r1, [r2, #12]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80023c6:	6912      	ldr	r2, [r2, #16]
 80023c8:	e7d0      	b.n	800236c <SHCI_GetWirelessFwInfo+0x28>
 80023ca:	bf00      	nop
 80023cc:	58004000 	.word	0x58004000
 80023d0:	a94656b9 	.word	0xa94656b9

080023d4 <Cmd_SetStatus>:

  return;
}

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 80023d4:	b508      	push	{r3, lr}
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 80023d6:	b938      	cbnz	r0, 80023e8 <Cmd_SetStatus+0x14>
  {
    if(StatusNotCallBackFunction != 0)
 80023d8:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <Cmd_SetStatus+0x28>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	b103      	cbz	r3, 80023e0 <Cmd_SetStatus+0xc>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80023de:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80023e0:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <Cmd_SetStatus+0x2c>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	701a      	strb	r2, [r3, #0]
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
}
 80023e6:	bd08      	pop	{r3, pc}
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80023e8:	4b05      	ldr	r3, [pc, #20]	@ (8002400 <Cmd_SetStatus+0x2c>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80023ee:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <Cmd_SetStatus+0x28>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d0f7      	beq.n	80023e6 <Cmd_SetStatus+0x12>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80023f6:	4610      	mov	r0, r2
 80023f8:	4798      	blx	r3
  return;
 80023fa:	e7f4      	b.n	80023e6 <Cmd_SetStatus+0x12>
 80023fc:	200005a8 	.word	0x200005a8
 8002400:	20000188 	.word	0x20000188

08002404 <TlInit>:
{
 8002404:	b510      	push	{r4, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	4604      	mov	r4, r0
  pCmdBuffer = p_cmdbuffer;
 800240a:	4b0b      	ldr	r3, [pc, #44]	@ (8002438 <TlInit+0x34>)
 800240c:	6018      	str	r0, [r3, #0]
  LST_init_head (&SHciAsynchEventQueue);
 800240e:	480b      	ldr	r0, [pc, #44]	@ (800243c <TlInit+0x38>)
 8002410:	f005 fadc 	bl	80079cc <LST_init_head>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8002414:	2001      	movs	r0, #1
 8002416:	f7ff ffdd 	bl	80023d4 <Cmd_SetStatus>
  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800241a:	4b09      	ldr	r3, [pc, #36]	@ (8002440 <TlInit+0x3c>)
 800241c:	2201      	movs	r2, #1
 800241e:	701a      	strb	r2, [r3, #0]
  if (shciContext.io.Init)
 8002420:	4b08      	ldr	r3, [pc, #32]	@ (8002444 <TlInit+0x40>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	b133      	cbz	r3, 8002434 <TlInit+0x30>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8002426:	9403      	str	r4, [sp, #12]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8002428:	4a07      	ldr	r2, [pc, #28]	@ (8002448 <TlInit+0x44>)
 800242a:	9201      	str	r2, [sp, #4]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800242c:	4a07      	ldr	r2, [pc, #28]	@ (800244c <TlInit+0x48>)
 800242e:	9202      	str	r2, [sp, #8]
    shciContext.io.Init(&Conf);
 8002430:	a801      	add	r0, sp, #4
 8002432:	4798      	blx	r3
}
 8002434:	b004      	add	sp, #16
 8002436:	bd10      	pop	{r4, pc}
 8002438:	20000184 	.word	0x20000184
 800243c:	2000018c 	.word	0x2000018c
 8002440:	20000180 	.word	0x20000180
 8002444:	200005ac 	.word	0x200005ac
 8002448:	08002575 	.word	0x08002575
 800244c:	08002451 	.word	0x08002451

08002450 <TlUserEvtReceived>:

  return;
}

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8002450:	b510      	push	{r4, lr}
 8002452:	4601      	mov	r1, r0
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8002454:	4c03      	ldr	r4, [pc, #12]	@ (8002464 <TlUserEvtReceived+0x14>)
 8002456:	4620      	mov	r0, r4
 8002458:	f005 fad3 	bl	8007a02 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800245c:	4620      	mov	r0, r4
 800245e:	f7fe f9d0 	bl	8000802 <shci_notify_asynch_evt>

  return;
}
 8002462:	bd10      	pop	{r4, pc}
 8002464:	2000018c 	.word	0x2000018c

08002468 <shci_init>:
{
 8002468:	b510      	push	{r4, lr}
 800246a:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800246c:	684a      	ldr	r2, [r1, #4]
 800246e:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <shci_init+0x1c>)
 8002470:	601a      	str	r2, [r3, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8002472:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <shci_init+0x20>)
 8002474:	61d8      	str	r0, [r3, #28]
  shci_register_io_bus (&shciContext.io);
 8002476:	4618      	mov	r0, r3
 8002478:	f000 f882 	bl	8002580 <shci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800247c:	6820      	ldr	r0, [r4, #0]
 800247e:	f7ff ffc1 	bl	8002404 <TlInit>
}
 8002482:	bd10      	pop	{r4, pc}
 8002484:	200005a8 	.word	0x200005a8
 8002488:	200005ac 	.word	0x200005ac

0800248c <shci_user_evt_proc>:
{
 800248c:	b500      	push	{lr}
 800248e:	b085      	sub	sp, #20
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8002490:	481b      	ldr	r0, [pc, #108]	@ (8002500 <shci_user_evt_proc+0x74>)
 8002492:	f005 fa9e 	bl	80079d2 <LST_is_empty>
 8002496:	b910      	cbnz	r0, 800249e <shci_user_evt_proc+0x12>
 8002498:	4b1a      	ldr	r3, [pc, #104]	@ (8002504 <shci_user_evt_proc+0x78>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	b94b      	cbnz	r3, 80024b2 <shci_user_evt_proc+0x26>
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800249e:	4818      	ldr	r0, [pc, #96]	@ (8002500 <shci_user_evt_proc+0x74>)
 80024a0:	f005 fa97 	bl	80079d2 <LST_is_empty>
 80024a4:	b910      	cbnz	r0, 80024ac <shci_user_evt_proc+0x20>
 80024a6:	4b17      	ldr	r3, [pc, #92]	@ (8002504 <shci_user_evt_proc+0x78>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	bb23      	cbnz	r3, 80024f6 <shci_user_evt_proc+0x6a>
}
 80024ac:	b005      	add	sp, #20
 80024ae:	f85d fb04 	ldr.w	pc, [sp], #4
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80024b2:	a903      	add	r1, sp, #12
 80024b4:	4812      	ldr	r0, [pc, #72]	@ (8002500 <shci_user_evt_proc+0x74>)
 80024b6:	f005 fabc 	bl	8007a32 <LST_remove_head>
    if (shciContext.UserEvtRx != NULL)
 80024ba:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <shci_user_evt_proc+0x7c>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	b18b      	cbz	r3, 80024e4 <shci_user_evt_proc+0x58>
      UserEvtRxParam.pckt = phcievtbuffer;
 80024c0:	9a03      	ldr	r2, [sp, #12]
 80024c2:	9202      	str	r2, [sp, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80024c4:	2201      	movs	r2, #1
 80024c6:	f88d 2004 	strb.w	r2, [sp, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80024ca:	a801      	add	r0, sp, #4
 80024cc:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80024ce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80024d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <shci_user_evt_proc+0x78>)
 80024d4:	701a      	strb	r2, [r3, #0]
    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 80024d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002504 <shci_user_evt_proc+0x78>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	b13b      	cbz	r3, 80024ec <shci_user_evt_proc+0x60>
      TL_MM_EvtDone( phcievtbuffer );
 80024dc:	9803      	ldr	r0, [sp, #12]
 80024de:	f005 fc2f 	bl	8007d40 <TL_MM_EvtDone>
 80024e2:	e7dc      	b.n	800249e <shci_user_evt_proc+0x12>
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80024e4:	4b07      	ldr	r3, [pc, #28]	@ (8002504 <shci_user_evt_proc+0x78>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	701a      	strb	r2, [r3, #0]
 80024ea:	e7f4      	b.n	80024d6 <shci_user_evt_proc+0x4a>
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80024ec:	9903      	ldr	r1, [sp, #12]
 80024ee:	4804      	ldr	r0, [pc, #16]	@ (8002500 <shci_user_evt_proc+0x74>)
 80024f0:	f005 fa7b 	bl	80079ea <LST_insert_head>
 80024f4:	e7d3      	b.n	800249e <shci_user_evt_proc+0x12>
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 80024f6:	4802      	ldr	r0, [pc, #8]	@ (8002500 <shci_user_evt_proc+0x74>)
 80024f8:	f7fe f983 	bl	8000802 <shci_notify_asynch_evt>
  return;
 80024fc:	e7d6      	b.n	80024ac <shci_user_evt_proc+0x20>
 80024fe:	bf00      	nop
 8002500:	2000018c 	.word	0x2000018c
 8002504:	20000180 	.word	0x20000180
 8002508:	200005ac 	.word	0x200005ac

0800250c <shci_send>:
{
 800250c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002510:	4607      	mov	r7, r0
 8002512:	460c      	mov	r4, r1
 8002514:	4616      	mov	r6, r2
 8002516:	461d      	mov	r5, r3
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8002518:	2000      	movs	r0, #0
 800251a:	f7ff ff5b 	bl	80023d4 <Cmd_SetStatus>
  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800251e:	f8df 8050 	ldr.w	r8, [pc, #80]	@ 8002570 <shci_send+0x64>
 8002522:	f8d8 0000 	ldr.w	r0, [r8]
 8002526:	f8a0 7009 	strh.w	r7, [r0, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800252a:	72c4      	strb	r4, [r0, #11]
  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800252c:	4622      	mov	r2, r4
 800252e:	4631      	mov	r1, r6
 8002530:	300c      	adds	r0, #12
 8002532:	f006 fd63 	bl	8008ffc <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8002536:	2401      	movs	r4, #1
 8002538:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <shci_send+0x5c>)
 800253a:	701c      	strb	r4, [r3, #0]
  shciContext.io.Send(0,0);
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <shci_send+0x60>)
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	2100      	movs	r1, #0
 8002542:	4608      	mov	r0, r1
 8002544:	4798      	blx	r3
  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8002546:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800254a:	f7fe f965 	bl	8000818 <shci_cmd_resp_wait>
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800254e:	f8d8 1000 	ldr.w	r1, [r8]
 8002552:	788a      	ldrb	r2, [r1, #2]
 8002554:	3203      	adds	r2, #3
 8002556:	f105 0008 	add.w	r0, r5, #8
 800255a:	f006 fd4f 	bl	8008ffc <memcpy>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800255e:	4620      	mov	r0, r4
 8002560:	f7ff ff38 	bl	80023d4 <Cmd_SetStatus>
}
 8002564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002568:	200005a4 	.word	0x200005a4
 800256c:	200005ac 	.word	0x200005ac
 8002570:	20000184 	.word	0x20000184

08002574 <TlCmdEvtReceived>:
{
 8002574:	b508      	push	{r3, lr}
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8002576:	2000      	movs	r0, #0
 8002578:	f7fe f949 	bl	800080e <shci_cmd_resp_release>
}
 800257c:	bd08      	pop	{r3, pc}
	...

08002580 <shci_register_io_bus>:


void shci_register_io_bus(tSHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8002580:	4b02      	ldr	r3, [pc, #8]	@ (800258c <shci_register_io_bus+0xc>)
 8002582:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_SYS_SendCmd;
 8002584:	4b02      	ldr	r3, [pc, #8]	@ (8002590 <shci_register_io_bus+0x10>)
 8002586:	6103      	str	r3, [r0, #16]

  return;
}
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	08007ca1 	.word	0x08007ca1
 8002590:	08007cdd 	.word	0x08007cdd

08002594 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8002594:	2300      	movs	r3, #0
 8002596:	4a02      	ldr	r2, [pc, #8]	@ (80025a0 <UTIL_LPM_Init+0xc>)
 8002598:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800259a:	4a02      	ldr	r2, [pc, #8]	@ (80025a4 <UTIL_LPM_Init+0x10>)
 800259c:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800259e:	4770      	bx	lr
 80025a0:	200005d0 	.word	0x200005d0
 80025a4:	200005cc 	.word	0x200005cc

080025a8 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a8:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80025ac:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 80025ae:	b141      	cbz	r1, 80025c2 <UTIL_LPM_SetOffMode+0x1a>
 80025b0:	2901      	cmp	r1, #1
 80025b2:	d103      	bne.n	80025bc <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80025b4:	4906      	ldr	r1, [pc, #24]	@ (80025d0 <UTIL_LPM_SetOffMode+0x28>)
 80025b6:	680a      	ldr	r2, [r1, #0]
 80025b8:	4302      	orrs	r2, r0
 80025ba:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025bc:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80025c0:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 80025c2:	4903      	ldr	r1, [pc, #12]	@ (80025d0 <UTIL_LPM_SetOffMode+0x28>)
 80025c4:	680a      	ldr	r2, [r1, #0]
 80025c6:	ea22 0200 	bic.w	r2, r2, r0
 80025ca:	600a      	str	r2, [r1, #0]
      break;
 80025cc:	e7f6      	b.n	80025bc <UTIL_LPM_SetOffMode+0x14>
 80025ce:	bf00      	nop
 80025d0:	200005cc 	.word	0x200005cc

080025d4 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025d4:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80025d8:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 80025da:	4a06      	ldr	r2, [pc, #24]	@ (80025f4 <UTIL_SEQ_SetTask+0x20>)
 80025dc:	6813      	ldr	r3, [r2, #0]
 80025de:	4303      	orrs	r3, r0
 80025e0:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80025e2:	4a05      	ldr	r2, [pc, #20]	@ (80025f8 <UTIL_SEQ_SetTask+0x24>)
 80025e4:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 80025e8:	4303      	orrs	r3, r0
 80025ea:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ee:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 80025f2:	4770      	bx	lr
 80025f4:	20000668 	.word	0x20000668
 80025f8:	200005d4 	.word	0x200005d4

080025fc <UTIL_SEQ_PauseTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025fc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002600:	b672      	cpsid	i

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskMask &= (~TaskId_bm);
 8002602:	4a04      	ldr	r2, [pc, #16]	@ (8002614 <UTIL_SEQ_PauseTask+0x18>)
 8002604:	6813      	ldr	r3, [r2, #0]
 8002606:	ea23 0000 	bic.w	r0, r3, r0
 800260a:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800260c:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	2000001c 	.word	0x2000001c

08002618 <UTIL_SEQ_ResumeTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002618:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800261c:	b672      	cpsid	i

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskMask |= TaskId_bm;
 800261e:	4a03      	ldr	r2, [pc, #12]	@ (800262c <UTIL_SEQ_ResumeTask+0x14>)
 8002620:	6813      	ldr	r3, [r2, #0]
 8002622:	4318      	orrs	r0, r3
 8002624:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 800262a:	4770      	bx	lr
 800262c:	2000001c 	.word	0x2000001c

08002630 <UTIL_SEQ_SetEvt>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002630:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002634:	b672      	cpsid	i

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  EvtSet |= EvtId_bm;
 8002636:	4a03      	ldr	r2, [pc, #12]	@ (8002644 <UTIL_SEQ_SetEvt+0x14>)
 8002638:	6813      	ldr	r3, [r2, #0]
 800263a:	4318      	orrs	r0, r3
 800263c:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800263e:	f381 8810 	msr	PRIMASK, r1

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8002642:	4770      	bx	lr
 8002644:	20000664 	.word	0x20000664

08002648 <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8002648:	4770      	bx	lr

0800264a <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 800264a:	4770      	bx	lr

0800264c <SEQ_BitPosition>:
  if (value == 0U)
 800264c:	b128      	cbz	r0, 800265a <SEQ_BitPosition+0xe>
  return __builtin_clz(value);
 800264e:	fab0 f080 	clz	r0, r0
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
  return (uint8_t)(31 -__CLZ( Value ));
 8002652:	f1c0 001f 	rsb	r0, r0, #31
}
 8002656:	b2c0      	uxtb	r0, r0
 8002658:	4770      	bx	lr
    return 32U;
 800265a:	2020      	movs	r0, #32
 800265c:	e7f9      	b.n	8002652 <SEQ_BitPosition+0x6>
	...

08002660 <UTIL_SEQ_Run>:
{
 8002660:	b570      	push	{r4, r5, r6, lr}
  super_mask_backup = SuperMask;
 8002662:	4b42      	ldr	r3, [pc, #264]	@ (800276c <UTIL_SEQ_Run+0x10c>)
 8002664:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 8002666:	4020      	ands	r0, r4
 8002668:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 800266a:	4b41      	ldr	r3, [pc, #260]	@ (8002770 <UTIL_SEQ_Run+0x110>)
 800266c:	681a      	ldr	r2, [r3, #0]
  local_evtset = EvtSet;
 800266e:	4b41      	ldr	r3, [pc, #260]	@ (8002774 <UTIL_SEQ_Run+0x114>)
 8002670:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 8002672:	4941      	ldr	r1, [pc, #260]	@ (8002778 <UTIL_SEQ_Run+0x118>)
 8002674:	6808      	ldr	r0, [r1, #0]
  local_evtwaited =  EvtWaited;
 8002676:	4941      	ldr	r1, [pc, #260]	@ (800277c <UTIL_SEQ_Run+0x11c>)
 8002678:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800267a:	e02f      	b.n	80026dc <UTIL_SEQ_Run+0x7c>
      counter++;
 800267c:	3301      	adds	r3, #1
 800267e:	e034      	b.n	80026ea <UTIL_SEQ_Run+0x8a>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8002680:	4d3f      	ldr	r5, [pc, #252]	@ (8002780 <UTIL_SEQ_Run+0x120>)
 8002682:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8002686:	6868      	ldr	r0, [r5, #4]
 8002688:	4010      	ands	r0, r2
 800268a:	f7ff ffdf 	bl	800264c <SEQ_BitPosition>
 800268e:	4e3d      	ldr	r6, [pc, #244]	@ (8002784 <UTIL_SEQ_Run+0x124>)
 8002690:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8002692:	686a      	ldr	r2, [r5, #4]
 8002694:	2301      	movs	r3, #1
 8002696:	fa03 f000 	lsl.w	r0, r3, r0
 800269a:	ea22 0200 	bic.w	r2, r2, r0
 800269e:	606a      	str	r2, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026a0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80026a4:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 80026a6:	6832      	ldr	r2, [r6, #0]
 80026a8:	fa03 f202 	lsl.w	r2, r3, r2
 80026ac:	43d6      	mvns	r6, r2
 80026ae:	4d30      	ldr	r5, [pc, #192]	@ (8002770 <UTIL_SEQ_Run+0x110>)
 80026b0:	6828      	ldr	r0, [r5, #0]
 80026b2:	ea20 0202 	bic.w	r2, r0, r2
 80026b6:	602a      	str	r2, [r5, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d12d      	bne.n	8002718 <UTIL_SEQ_Run+0xb8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026bc:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 80026c0:	4b30      	ldr	r3, [pc, #192]	@ (8002784 <UTIL_SEQ_Run+0x124>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b30      	ldr	r3, [pc, #192]	@ (8002788 <UTIL_SEQ_Run+0x128>)
 80026c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ca:	4798      	blx	r3
    local_taskset = TaskSet;
 80026cc:	4b28      	ldr	r3, [pc, #160]	@ (8002770 <UTIL_SEQ_Run+0x110>)
 80026ce:	681a      	ldr	r2, [r3, #0]
    local_evtset = EvtSet;
 80026d0:	4b28      	ldr	r3, [pc, #160]	@ (8002774 <UTIL_SEQ_Run+0x114>)
 80026d2:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 80026d4:	4928      	ldr	r1, [pc, #160]	@ (8002778 <UTIL_SEQ_Run+0x118>)
 80026d6:	6808      	ldr	r0, [r1, #0]
    local_evtwaited = EvtWaited;
 80026d8:	4928      	ldr	r1, [pc, #160]	@ (800277c <UTIL_SEQ_Run+0x11c>)
 80026da:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80026dc:	4002      	ands	r2, r0
 80026de:	4d23      	ldr	r5, [pc, #140]	@ (800276c <UTIL_SEQ_Run+0x10c>)
 80026e0:	682d      	ldr	r5, [r5, #0]
 80026e2:	422a      	tst	r2, r5
 80026e4:	d020      	beq.n	8002728 <UTIL_SEQ_Run+0xc8>
 80026e6:	400b      	ands	r3, r1
 80026e8:	d11e      	bne.n	8002728 <UTIL_SEQ_Run+0xc8>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80026ea:	4a25      	ldr	r2, [pc, #148]	@ (8002780 <UTIL_SEQ_Run+0x120>)
 80026ec:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80026f0:	4002      	ands	r2, r0
 80026f2:	422a      	tst	r2, r5
 80026f4:	d0c2      	beq.n	800267c <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80026f6:	4922      	ldr	r1, [pc, #136]	@ (8002780 <UTIL_SEQ_Run+0x120>)
 80026f8:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 80026fc:	4002      	ands	r2, r0
 80026fe:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8002700:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8002704:	6849      	ldr	r1, [r1, #4]
 8002706:	4211      	tst	r1, r2
 8002708:	d1ba      	bne.n	8002680 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800270a:	491d      	ldr	r1, [pc, #116]	@ (8002780 <UTIL_SEQ_Run+0x120>)
 800270c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8002710:	f04f 30ff 	mov.w	r0, #4294967295
 8002714:	6048      	str	r0, [r1, #4]
 8002716:	e7b3      	b.n	8002680 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8002718:	3b01      	subs	r3, #1
 800271a:	4819      	ldr	r0, [pc, #100]	@ (8002780 <UTIL_SEQ_Run+0x120>)
 800271c:	f850 2033 	ldr.w	r2, [r0, r3, lsl #3]
 8002720:	4032      	ands	r2, r6
 8002722:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8002726:	e7c7      	b.n	80026b8 <UTIL_SEQ_Run+0x58>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8002728:	4b16      	ldr	r3, [pc, #88]	@ (8002784 <UTIL_SEQ_Run+0x124>)
 800272a:	f04f 32ff 	mov.w	r2, #4294967295
 800272e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8002730:	f7ff ff8a 	bl	8002648 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002734:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002738:	b672      	cpsid	i
  local_taskset = TaskSet;
 800273a:	4b0d      	ldr	r3, [pc, #52]	@ (8002770 <UTIL_SEQ_Run+0x110>)
 800273c:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 800273e:	4a0d      	ldr	r2, [pc, #52]	@ (8002774 <UTIL_SEQ_Run+0x114>)
 8002740:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 8002742:	4a0d      	ldr	r2, [pc, #52]	@ (8002778 <UTIL_SEQ_Run+0x118>)
 8002744:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8002746:	4013      	ands	r3, r2
 8002748:	4a08      	ldr	r2, [pc, #32]	@ (800276c <UTIL_SEQ_Run+0x10c>)
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	4213      	tst	r3, r2
 800274e:	d103      	bne.n	8002758 <UTIL_SEQ_Run+0xf8>
    if ((local_evtset & EvtWaited)== 0U)
 8002750:	4b0a      	ldr	r3, [pc, #40]	@ (800277c <UTIL_SEQ_Run+0x11c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	420b      	tst	r3, r1
 8002756:	d006      	beq.n	8002766 <UTIL_SEQ_Run+0x106>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002758:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 800275c:	f7ff ff75 	bl	800264a <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8002760:	4b02      	ldr	r3, [pc, #8]	@ (800276c <UTIL_SEQ_Run+0x10c>)
 8002762:	601c      	str	r4, [r3, #0]
}
 8002764:	bd70      	pop	{r4, r5, r6, pc}
      UTIL_SEQ_Idle( );
 8002766:	f7fe f84b 	bl	8000800 <UTIL_SEQ_Idle>
 800276a:	e7f5      	b.n	8002758 <UTIL_SEQ_Run+0xf8>
 800276c:	20000018 	.word	0x20000018
 8002770:	20000668 	.word	0x20000668
 8002774:	20000664 	.word	0x20000664
 8002778:	2000001c 	.word	0x2000001c
 800277c:	20000660 	.word	0x20000660
 8002780:	200005d4 	.word	0x200005d4
 8002784:	2000065c 	.word	0x2000065c
 8002788:	200005dc 	.word	0x200005dc

0800278c <UTIL_SEQ_EvtIdle>:
{
 800278c:	b508      	push	{r3, lr}
  UTIL_SEQ_Run(~TaskId_bm);
 800278e:	43c0      	mvns	r0, r0
 8002790:	f7ff ff66 	bl	8002660 <UTIL_SEQ_Run>
}
 8002794:	bd08      	pop	{r3, pc}
	...

08002798 <UTIL_SEQ_WaitEvt>:
{
 8002798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279a:	4604      	mov	r4, r0
  current_task_idx = CurrentTaskIdx;
 800279c:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <UTIL_SEQ_WaitEvt+0x4c>)
 800279e:	681e      	ldr	r6, [r3, #0]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80027a0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80027a4:	d005      	beq.n	80027b2 <UTIL_SEQ_WaitEvt+0x1a>
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80027a6:	2501      	movs	r5, #1
 80027a8:	40b5      	lsls	r5, r6
  event_waited_id_backup = EvtWaited;
 80027aa:	4b0f      	ldr	r3, [pc, #60]	@ (80027e8 <UTIL_SEQ_WaitEvt+0x50>)
 80027ac:	681f      	ldr	r7, [r3, #0]
  EvtWaited = EvtId_bm;
 80027ae:	601c      	str	r4, [r3, #0]
  while ((EvtSet & EvtId_bm) == 0U)
 80027b0:	e005      	b.n	80027be <UTIL_SEQ_WaitEvt+0x26>
    wait_task_idx = 0u;
 80027b2:	2500      	movs	r5, #0
 80027b4:	e7f9      	b.n	80027aa <UTIL_SEQ_WaitEvt+0x12>
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80027b6:	4621      	mov	r1, r4
 80027b8:	4628      	mov	r0, r5
 80027ba:	f7ff ffe7 	bl	800278c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80027be:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <UTIL_SEQ_WaitEvt+0x54>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4223      	tst	r3, r4
 80027c4:	d0f7      	beq.n	80027b6 <UTIL_SEQ_WaitEvt+0x1e>
  CurrentTaskIdx = current_task_idx;
 80027c6:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <UTIL_SEQ_WaitEvt+0x4c>)
 80027c8:	601e      	str	r6, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027ca:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80027ce:	b672      	cpsid	i
  EvtSet &= (~EvtId_bm);
 80027d0:	4a06      	ldr	r2, [pc, #24]	@ (80027ec <UTIL_SEQ_WaitEvt+0x54>)
 80027d2:	6813      	ldr	r3, [r2, #0]
 80027d4:	ea23 0304 	bic.w	r3, r3, r4
 80027d8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027da:	f381 8810 	msr	PRIMASK, r1
  EvtWaited = event_waited_id_backup;
 80027de:	4b02      	ldr	r3, [pc, #8]	@ (80027e8 <UTIL_SEQ_WaitEvt+0x50>)
 80027e0:	601f      	str	r7, [r3, #0]
}
 80027e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027e4:	2000065c 	.word	0x2000065c
 80027e8:	20000660 	.word	0x20000660
 80027ec:	20000664 	.word	0x20000664

080027f0 <UTIL_SEQ_RegTask>:
{
 80027f0:	b538      	push	{r3, r4, r5, lr}
 80027f2:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027f4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80027f8:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80027fa:	f7ff ff27 	bl	800264c <SEQ_BitPosition>
 80027fe:	4b03      	ldr	r3, [pc, #12]	@ (800280c <UTIL_SEQ_RegTask+0x1c>)
 8002800:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002804:	f385 8810 	msr	PRIMASK, r5
}
 8002808:	bd38      	pop	{r3, r4, r5, pc}
 800280a:	bf00      	nop
 800280c:	200005dc 	.word	0x200005dc

08002810 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <HAL_InitTick+0x48>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	b90b      	cbnz	r3, 800281a <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002816:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002818:	4770      	bx	lr
{
 800281a:	b510      	push	{r4, lr}
 800281c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800281e:	f002 f8e9 	bl	80049f4 <HAL_RCC_GetHCLKFreq>
 8002822:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <HAL_InitTick+0x48>)
 8002824:	781a      	ldrb	r2, [r3, #0]
 8002826:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800282a:	fbb3 f3f2 	udiv	r3, r3, r2
 800282e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002832:	f000 fbf1 	bl	8003018 <HAL_SYSTICK_Config>
 8002836:	b968      	cbnz	r0, 8002854 <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002838:	2c0f      	cmp	r4, #15
 800283a:	d901      	bls.n	8002840 <HAL_InitTick+0x30>
        status = HAL_ERROR;
 800283c:	2001      	movs	r0, #1
 800283e:	e00a      	b.n	8002856 <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002840:	2200      	movs	r2, #0
 8002842:	4621      	mov	r1, r4
 8002844:	f04f 30ff 	mov.w	r0, #4294967295
 8002848:	f000 fbce 	bl	8002fe8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800284c:	4b03      	ldr	r3, [pc, #12]	@ (800285c <HAL_InitTick+0x4c>)
 800284e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002850:	2000      	movs	r0, #0
 8002852:	e000      	b.n	8002856 <HAL_InitTick+0x46>
      status = HAL_ERROR;
 8002854:	2001      	movs	r0, #1
}
 8002856:	bd10      	pop	{r4, pc}
 8002858:	20000020 	.word	0x20000020
 800285c:	20000024 	.word	0x20000024

08002860 <HAL_Init>:
{
 8002860:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002862:	4a09      	ldr	r2, [pc, #36]	@ (8002888 <HAL_Init+0x28>)
 8002864:	6813      	ldr	r3, [r2, #0]
 8002866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800286a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800286c:	2003      	movs	r0, #3
 800286e:	f000 fba9 	bl	8002fc4 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002872:	200f      	movs	r0, #15
 8002874:	f7ff ffcc 	bl	8002810 <HAL_InitTick>
 8002878:	b110      	cbz	r0, 8002880 <HAL_Init+0x20>
    status = HAL_ERROR;
 800287a:	2401      	movs	r4, #1
}
 800287c:	4620      	mov	r0, r4
 800287e:	bd10      	pop	{r4, pc}
 8002880:	4604      	mov	r4, r0
    HAL_MspInit();
 8002882:	f000 fde1 	bl	8003448 <HAL_MspInit>
 8002886:	e7f9      	b.n	800287c <HAL_Init+0x1c>
 8002888:	58004000 	.word	0x58004000

0800288c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800288c:	4b03      	ldr	r3, [pc, #12]	@ (800289c <HAL_IncTick+0x10>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	4a03      	ldr	r2, [pc, #12]	@ (80028a0 <HAL_IncTick+0x14>)
 8002892:	6811      	ldr	r1, [r2, #0]
 8002894:	440b      	add	r3, r1
 8002896:	6013      	str	r3, [r2, #0]
}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000020 	.word	0x20000020
 80028a0:	2000066c 	.word	0x2000066c

080028a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80028a4:	4b01      	ldr	r3, [pc, #4]	@ (80028ac <HAL_GetTick+0x8>)
 80028a6:	6818      	ldr	r0, [r3, #0]
}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	2000066c 	.word	0x2000066c

080028b0 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80028b0:	4b01      	ldr	r3, [pc, #4]	@ (80028b8 <HAL_GetTickPrio+0x8>)
 80028b2:	6818      	ldr	r0, [r3, #0]
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000024 	.word	0x20000024

080028bc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028bc:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80028be:	3030      	adds	r0, #48	@ 0x30
 80028c0:	0a0b      	lsrs	r3, r1, #8
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 80028c8:	58c4      	ldr	r4, [r0, r3]
 80028ca:	f001 011f 	and.w	r1, r1, #31
 80028ce:	f04f 0c1f 	mov.w	ip, #31
 80028d2:	fa0c fc01 	lsl.w	ip, ip, r1
 80028d6:	ea24 0c0c 	bic.w	ip, r4, ip
 80028da:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80028de:	408a      	lsls	r2, r1
 80028e0:	ea4c 0202 	orr.w	r2, ip, r2
 80028e4:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80028e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80028ec:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80028ee:	3014      	adds	r0, #20
 80028f0:	0e4b      	lsrs	r3, r1, #25
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 80028f8:	58c4      	ldr	r4, [r0, r3]
 80028fa:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80028fe:	f04f 0c07 	mov.w	ip, #7
 8002902:	fa0c fc01 	lsl.w	ip, ip, r1
 8002906:	ea24 0c0c 	bic.w	ip, r4, ip
 800290a:	408a      	lsls	r2, r1
 800290c:	ea4c 0202 	orr.w	r2, ip, r2
 8002910:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002918:	b530      	push	{r4, r5, lr}
 800291a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800291c:	2300      	movs	r3, #0
 800291e:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002920:	2800      	cmp	r0, #0
 8002922:	f000 80d8 	beq.w	8002ad6 <HAL_ADC_Init+0x1be>
 8002926:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002928:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800292a:	b313      	cbz	r3, 8002972 <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800292c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8002934:	d005      	beq.n	8002942 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 800293c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002940:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002942:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002944:	6893      	ldr	r3, [r2, #8]
 8002946:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800294a:	d11f      	bne.n	800298c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 800294c:	6893      	ldr	r3, [r2, #8]
 800294e:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002952:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295a:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800295c:	4b5f      	ldr	r3, [pc, #380]	@ (8002adc <HAL_ADC_Init+0x1c4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	099b      	lsrs	r3, r3, #6
 8002962:	4a5f      	ldr	r2, [pc, #380]	@ (8002ae0 <HAL_ADC_Init+0x1c8>)
 8002964:	fba2 2303 	umull	r2, r3, r2, r3
 8002968:	099b      	lsrs	r3, r3, #6
 800296a:	3301      	adds	r3, #1
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002970:	e009      	b.n	8002986 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8002972:	f000 fd81 	bl	8003478 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002976:	2300      	movs	r3, #0
 8002978:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800297a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800297e:	e7d5      	b.n	800292c <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8002980:	9b01      	ldr	r3, [sp, #4]
 8002982:	3b01      	subs	r3, #1
 8002984:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002986:	9b01      	ldr	r3, [sp, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1f9      	bne.n	8002980 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800298c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800298e:	6893      	ldr	r3, [r2, #8]
 8002990:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002994:	d178      	bne.n	8002a88 <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002996:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002998:	f043 0310 	orr.w	r3, r3, #16
 800299c:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800299e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029a6:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029a8:	6893      	ldr	r3, [r2, #8]
 80029aa:	f013 0304 	ands.w	r3, r3, #4
 80029ae:	d000      	beq.n	80029b2 <HAL_ADC_Init+0x9a>
 80029b0:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029b2:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80029b4:	f011 0f10 	tst.w	r1, #16
 80029b8:	f040 8086 	bne.w	8002ac8 <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f040 8083 	bne.w	8002ac8 <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80029c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029c8:	f043 0302 	orr.w	r3, r3, #2
 80029cc:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029ce:	6893      	ldr	r3, [r2, #8]
 80029d0:	f013 0f01 	tst.w	r3, #1
 80029d4:	d10b      	bne.n	80029ee <HAL_ADC_Init+0xd6>
 80029d6:	4b43      	ldr	r3, [pc, #268]	@ (8002ae4 <HAL_ADC_Init+0x1cc>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f013 0f01 	tst.w	r3, #1
 80029de:	d106      	bne.n	80029ee <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80029e0:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029e2:	4941      	ldr	r1, [pc, #260]	@ (8002ae8 <HAL_ADC_Init+0x1d0>)
 80029e4:	688a      	ldr	r2, [r1, #8]
 80029e6:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 80029ea:	4313      	orrs	r3, r2
 80029ec:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029ee:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 80029f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029f2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 80029f6:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 80029f8:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 80029fa:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 80029fc:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80029fe:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 8002a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a06:	2a01      	cmp	r2, #1
 8002a08:	d040      	beq.n	8002a8c <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a0a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002a0c:	b122      	cbz	r2, 8002a18 <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a0e:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002a12:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002a14:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a16:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002a18:	6821      	ldr	r1, [r4, #0]
 8002a1a:	68cd      	ldr	r5, [r1, #12]
 8002a1c:	4a33      	ldr	r2, [pc, #204]	@ (8002aec <HAL_ADC_Init+0x1d4>)
 8002a1e:	402a      	ands	r2, r5
 8002a20:	431a      	orrs	r2, r3
 8002a22:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a24:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a26:	688b      	ldr	r3, [r1, #8]
 8002a28:	f013 0304 	ands.w	r3, r3, #4
 8002a2c:	d000      	beq.n	8002a30 <HAL_ADC_Init+0x118>
 8002a2e:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a30:	688a      	ldr	r2, [r1, #8]
 8002a32:	f012 0208 	ands.w	r2, r2, #8
 8002a36:	d000      	beq.n	8002a3a <HAL_ADC_Init+0x122>
 8002a38:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a3a:	b9b3      	cbnz	r3, 8002a6a <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a3c:	b9aa      	cbnz	r2, 8002a6a <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a3e:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a40:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 8002a44:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a46:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002a4a:	68cb      	ldr	r3, [r1, #12]
 8002a4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a50:	f023 0302 	bic.w	r3, r3, #2
 8002a54:	4313      	orrs	r3, r2
 8002a56:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a58:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d01a      	beq.n	8002a96 <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a60:	6822      	ldr	r2, [r4, #0]
 8002a62:	6913      	ldr	r3, [r2, #16]
 8002a64:	f023 0301 	bic.w	r3, r3, #1
 8002a68:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a6a:	6923      	ldr	r3, [r4, #16]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d022      	beq.n	8002ab6 <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a70:	6822      	ldr	r2, [r4, #0]
 8002a72:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8002a74:	f023 030f 	bic.w	r3, r3, #15
 8002a78:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a7a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002a7c:	f023 0303 	bic.w	r3, r3, #3
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	6563      	str	r3, [r4, #84]	@ 0x54
 8002a86:	e024      	b.n	8002ad2 <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a88:	2000      	movs	r0, #0
 8002a8a:	e78d      	b.n	80029a8 <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a8c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002a8e:	3a01      	subs	r2, #1
 8002a90:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002a94:	e7b9      	b.n	8002a0a <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a96:	6821      	ldr	r1, [r4, #0]
 8002a98:	690b      	ldr	r3, [r1, #16]
 8002a9a:	f36f 038a 	bfc	r3, #2, #9
 8002a9e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002aa0:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8002aa2:	432a      	orrs	r2, r5
 8002aa4:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8002aa6:	432a      	orrs	r2, r5
 8002aa8:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8002aaa:	432a      	orrs	r2, r5
 8002aac:	4313      	orrs	r3, r2
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	610b      	str	r3, [r1, #16]
 8002ab4:	e7d9      	b.n	8002a6a <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ab6:	6821      	ldr	r1, [r4, #0]
 8002ab8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002aba:	f023 030f 	bic.w	r3, r3, #15
 8002abe:	69e2      	ldr	r2, [r4, #28]
 8002ac0:	3a01      	subs	r2, #1
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	630b      	str	r3, [r1, #48]	@ 0x30
 8002ac6:	e7d8      	b.n	8002a7a <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ac8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002aca:	f043 0310 	orr.w	r3, r3, #16
 8002ace:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002ad0:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002ad2:	b003      	add	sp, #12
 8002ad4:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002ad6:	2001      	movs	r0, #1
 8002ad8:	e7fb      	b.n	8002ad2 <HAL_ADC_Init+0x1ba>
 8002ada:	bf00      	nop
 8002adc:	20000028 	.word	0x20000028
 8002ae0:	053e2d63 	.word	0x053e2d63
 8002ae4:	50040000 	.word	0x50040000
 8002ae8:	50040300 	.word	0x50040300
 8002aec:	fff0c007 	.word	0xfff0c007

08002af0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8002af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002af2:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af8:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	f000 8202 	beq.w	8002f06 <HAL_ADC_ConfigChannel+0x416>
 8002b02:	4604      	mov	r4, r0
 8002b04:	460d      	mov	r5, r1
 8002b06:	2301      	movs	r3, #1
 8002b08:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b0c:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b0e:	6883      	ldr	r3, [r0, #8]
 8002b10:	f013 0f04 	tst.w	r3, #4
 8002b14:	d009      	beq.n	8002b2a <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b16:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002b18:	f043 0320 	orr.w	r3, r3, #32
 8002b1c:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002b1e:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b20:	2300      	movs	r3, #0
 8002b22:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 8002b26:	b003      	add	sp, #12
 8002b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b2a:	680a      	ldr	r2, [r1, #0]
 8002b2c:	6849      	ldr	r1, [r1, #4]
 8002b2e:	f7ff fec5 	bl	80028bc <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b32:	6820      	ldr	r0, [r4, #0]
 8002b34:	6883      	ldr	r3, [r0, #8]
 8002b36:	f013 0304 	ands.w	r3, r3, #4
 8002b3a:	d000      	beq.n	8002b3e <HAL_ADC_ConfigChannel+0x4e>
 8002b3c:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b3e:	6882      	ldr	r2, [r0, #8]
 8002b40:	f012 0208 	ands.w	r2, r2, #8
 8002b44:	d000      	beq.n	8002b48 <HAL_ADC_ConfigChannel+0x58>
 8002b46:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b48:	b90b      	cbnz	r3, 8002b4e <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b4a:	2a00      	cmp	r2, #0
 8002b4c:	d03a      	beq.n	8002bc4 <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b4e:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b50:	6893      	ldr	r3, [r2, #8]
 8002b52:	f013 0f01 	tst.w	r3, #1
 8002b56:	f040 81d0 	bne.w	8002efa <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002b5a:	682b      	ldr	r3, [r5, #0]
 8002b5c:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002b5e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8002b62:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002b66:	ea21 0106 	bic.w	r1, r1, r6
 8002b6a:	f000 0c18 	and.w	ip, r0, #24
 8002b6e:	48a7      	ldr	r0, [pc, #668]	@ (8002e0c <HAL_ADC_ConfigChannel+0x31c>)
 8002b70:	fa20 f00c 	lsr.w	r0, r0, ip
 8002b74:	4003      	ands	r3, r0
 8002b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b80:	68ea      	ldr	r2, [r5, #12]
 8002b82:	4ba3      	ldr	r3, [pc, #652]	@ (8002e10 <HAL_ADC_ConfigChannel+0x320>)
 8002b84:	429a      	cmp	r2, r3
 8002b86:	f000 80a2 	beq.w	8002cce <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b8a:	682b      	ldr	r3, [r5, #0]
 8002b8c:	4aa1      	ldr	r2, [pc, #644]	@ (8002e14 <HAL_ADC_ConfigChannel+0x324>)
 8002b8e:	4213      	tst	r3, r2
 8002b90:	f000 81b5 	beq.w	8002efe <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b94:	4aa0      	ldr	r2, [pc, #640]	@ (8002e18 <HAL_ADC_ConfigChannel+0x328>)
 8002b96:	6892      	ldr	r2, [r2, #8]
 8002b98:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b9c:	499f      	ldr	r1, [pc, #636]	@ (8002e1c <HAL_ADC_ConfigChannel+0x32c>)
 8002b9e:	6889      	ldr	r1, [r1, #8]
 8002ba0:	f011 0f01 	tst.w	r1, #1
 8002ba4:	f040 8155 	bne.w	8002e52 <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ba8:	499d      	ldr	r1, [pc, #628]	@ (8002e20 <HAL_ADC_ConfigChannel+0x330>)
 8002baa:	428b      	cmp	r3, r1
 8002bac:	f000 8157 	beq.w	8002e5e <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002bb0:	499c      	ldr	r1, [pc, #624]	@ (8002e24 <HAL_ADC_ConfigChannel+0x334>)
 8002bb2:	428b      	cmp	r3, r1
 8002bb4:	f000 817a 	beq.w	8002eac <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002bb8:	499b      	ldr	r1, [pc, #620]	@ (8002e28 <HAL_ADC_ConfigChannel+0x338>)
 8002bba:	428b      	cmp	r3, r1
 8002bbc:	f000 818a 	beq.w	8002ed4 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	e7ad      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002bc4:	68aa      	ldr	r2, [r5, #8]
 8002bc6:	6829      	ldr	r1, [r5, #0]
 8002bc8:	f7ff fe90 	bl	80028ec <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002bcc:	6969      	ldr	r1, [r5, #20]
 8002bce:	6822      	ldr	r2, [r4, #0]
 8002bd0:	68d3      	ldr	r3, [r2, #12]
 8002bd2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002bda:	6928      	ldr	r0, [r5, #16]
 8002bdc:	2804      	cmp	r0, #4
 8002bde:	d00e      	beq.n	8002bfe <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002be0:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002be2:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8002be4:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8002be8:	4b90      	ldr	r3, [pc, #576]	@ (8002e2c <HAL_ADC_ConfigChannel+0x33c>)
 8002bea:	403b      	ands	r3, r7
 8002bec:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 8002bf0:	4331      	orrs	r1, r6
 8002bf2:	430b      	orrs	r3, r1
 8002bf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002bf8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8002bfc:	e7a7      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bfe:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8002c00:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c02:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8002c06:	682b      	ldr	r3, [r5, #0]
 8002c08:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8002c0c:	bb80      	cbnz	r0, 8002c70 <HAL_ADC_ConfigChannel+0x180>
 8002c0e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002c12:	4299      	cmp	r1, r3
 8002c14:	d034      	beq.n	8002c80 <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c16:	6821      	ldr	r1, [r4, #0]
 8002c18:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8002c1a:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8002c1c:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002c20:	682b      	ldr	r3, [r5, #0]
 8002c22:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8002c26:	bb80      	cbnz	r0, 8002c8a <HAL_ADC_ConfigChannel+0x19a>
 8002c28:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d034      	beq.n	8002c9a <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c30:	6821      	ldr	r1, [r4, #0]
 8002c32:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8002c34:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8002c36:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002c3a:	682b      	ldr	r3, [r5, #0]
 8002c3c:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8002c40:	bb80      	cbnz	r0, 8002ca4 <HAL_ADC_ConfigChannel+0x1b4>
 8002c42:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d034      	beq.n	8002cb4 <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c4a:	6821      	ldr	r1, [r4, #0]
 8002c4c:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8002c4e:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8002c50:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002c54:	682b      	ldr	r3, [r5, #0]
 8002c56:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8002c5a:	bb80      	cbnz	r0, 8002cbe <HAL_ADC_ConfigChannel+0x1ce>
 8002c5c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002c60:	429a      	cmp	r2, r3
 8002c62:	f47f af74 	bne.w	8002b4e <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 8002c66:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8002c68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c6c:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8002c6e:	e76e      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x5e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c70:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002c74:	b113      	cbz	r3, 8002c7c <HAL_ADC_ConfigChannel+0x18c>
  return __builtin_clz(value);
 8002c76:	fab3 f383 	clz	r3, r3
 8002c7a:	e7ca      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 8002c7c:	2320      	movs	r3, #32
 8002c7e:	e7c8      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 8002c80:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8002c82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c86:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8002c88:	e7c5      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002c8e:	b113      	cbz	r3, 8002c96 <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 8002c90:	fab3 f383 	clz	r3, r3
 8002c94:	e7ca      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 8002c96:	2320      	movs	r3, #32
 8002c98:	e7c8      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 8002c9a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8002c9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ca0:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8002ca2:	e7c5      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca4:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002ca8:	b113      	cbz	r3, 8002cb0 <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	e7ca      	b.n	8002c46 <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 8002cb0:	2320      	movs	r3, #32
 8002cb2:	e7c8      	b.n	8002c46 <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8002cb4:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8002cb6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cba:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8002cbc:	e7c5      	b.n	8002c4a <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002cc2:	b113      	cbz	r3, 8002cca <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	e7ca      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 8002cca:	2320      	movs	r3, #32
 8002ccc:	e7c8      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cce:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cd0:	682b      	ldr	r3, [r5, #0]
 8002cd2:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002cd6:	bb3e      	cbnz	r6, 8002d28 <HAL_ADC_ConfigChannel+0x238>
 8002cd8:	0e9a      	lsrs	r2, r3, #26
 8002cda:	3201      	adds	r2, #1
 8002cdc:	f002 021f 	and.w	r2, r2, #31
 8002ce0:	2a09      	cmp	r2, #9
 8002ce2:	bf8c      	ite	hi
 8002ce4:	2200      	movhi	r2, #0
 8002ce6:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ce8:	2a00      	cmp	r2, #0
 8002cea:	d055      	beq.n	8002d98 <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cec:	bb5e      	cbnz	r6, 8002d46 <HAL_ADC_ConfigChannel+0x256>
 8002cee:	0e99      	lsrs	r1, r3, #26
 8002cf0:	3101      	adds	r1, #1
 8002cf2:	0689      	lsls	r1, r1, #26
 8002cf4:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8002cf8:	bb8e      	cbnz	r6, 8002d5e <HAL_ADC_ConfigChannel+0x26e>
 8002cfa:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8002cfe:	f10c 0c01 	add.w	ip, ip, #1
 8002d02:	f00c 0c1f 	and.w	ip, ip, #31
 8002d06:	2201      	movs	r2, #1
 8002d08:	fa02 f20c 	lsl.w	r2, r2, ip
 8002d0c:	4311      	orrs	r1, r2
 8002d0e:	bbae      	cbnz	r6, 8002d7c <HAL_ADC_ConfigChannel+0x28c>
 8002d10:	0e9b      	lsrs	r3, r3, #26
 8002d12:	3301      	adds	r3, #1
 8002d14:	f003 031f 	and.w	r3, r3, #31
 8002d18:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002d1c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d1e:	4319      	orrs	r1, r3
 8002d20:	68aa      	ldr	r2, [r5, #8]
 8002d22:	f7ff fde3 	bl	80028ec <LL_ADC_SetChannelSamplingTime>
 8002d26:	e730      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d28:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002d2c:	b14a      	cbz	r2, 8002d42 <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 8002d2e:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d32:	3201      	adds	r2, #1
 8002d34:	f002 021f 	and.w	r2, r2, #31
 8002d38:	2a09      	cmp	r2, #9
 8002d3a:	bf8c      	ite	hi
 8002d3c:	2200      	movhi	r2, #0
 8002d3e:	2201      	movls	r2, #1
 8002d40:	e7d2      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 8002d42:	2220      	movs	r2, #32
 8002d44:	e7f5      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d46:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8002d4a:	b131      	cbz	r1, 8002d5a <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 8002d4c:	fab1 f181 	clz	r1, r1
 8002d50:	3101      	adds	r1, #1
 8002d52:	0689      	lsls	r1, r1, #26
 8002d54:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8002d58:	e7ce      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 8002d5a:	2120      	movs	r1, #32
 8002d5c:	e7f8      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5e:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002d62:	b14a      	cbz	r2, 8002d78 <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 8002d64:	fab2 f282 	clz	r2, r2
 8002d68:	3201      	adds	r2, #1
 8002d6a:	f002 021f 	and.w	r2, r2, #31
 8002d6e:	f04f 0c01 	mov.w	ip, #1
 8002d72:	fa0c f202 	lsl.w	r2, ip, r2
 8002d76:	e7c9      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 8002d78:	2220      	movs	r2, #32
 8002d7a:	e7f5      	b.n	8002d68 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002d80:	b143      	cbz	r3, 8002d94 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8002d82:	fab3 f383 	clz	r3, r3
 8002d86:	3301      	adds	r3, #1
 8002d88:	f003 031f 	and.w	r3, r3, #31
 8002d8c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002d90:	051b      	lsls	r3, r3, #20
 8002d92:	e7c4      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 8002d94:	2320      	movs	r3, #32
 8002d96:	e7f6      	b.n	8002d86 <HAL_ADC_ConfigChannel+0x296>
 8002d98:	b9e6      	cbnz	r6, 8002dd4 <HAL_ADC_ConfigChannel+0x2e4>
 8002d9a:	0e99      	lsrs	r1, r3, #26
 8002d9c:	3101      	adds	r1, #1
 8002d9e:	0689      	lsls	r1, r1, #26
 8002da0:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8002da4:	bb16      	cbnz	r6, 8002dec <HAL_ADC_ConfigChannel+0x2fc>
 8002da6:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8002daa:	f10c 0c01 	add.w	ip, ip, #1
 8002dae:	f00c 0c1f 	and.w	ip, ip, #31
 8002db2:	2201      	movs	r2, #1
 8002db4:	fa02 f20c 	lsl.w	r2, r2, ip
 8002db8:	4311      	orrs	r1, r2
 8002dba:	bbce      	cbnz	r6, 8002e30 <HAL_ADC_ConfigChannel+0x340>
 8002dbc:	0e9b      	lsrs	r3, r3, #26
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	f003 031f 	and.w	r3, r3, #31
 8002dc4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002dc8:	3b1e      	subs	r3, #30
 8002dca:	051b      	lsls	r3, r3, #20
 8002dcc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dd0:	4319      	orrs	r1, r3
 8002dd2:	e7a5      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8002dd8:	b131      	cbz	r1, 8002de8 <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 8002dda:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002dde:	3101      	adds	r1, #1
 8002de0:	0689      	lsls	r1, r1, #26
 8002de2:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8002de6:	e7dd      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8002de8:	2120      	movs	r1, #32
 8002dea:	e7f8      	b.n	8002dde <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dec:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002df0:	b14a      	cbz	r2, 8002e06 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002df2:	fab2 f282 	clz	r2, r2
 8002df6:	3201      	adds	r2, #1
 8002df8:	f002 021f 	and.w	r2, r2, #31
 8002dfc:	f04f 0c01 	mov.w	ip, #1
 8002e00:	fa0c f202 	lsl.w	r2, ip, r2
 8002e04:	e7d8      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002e06:	2220      	movs	r2, #32
 8002e08:	e7f5      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x306>
 8002e0a:	bf00      	nop
 8002e0c:	0007ffff 	.word	0x0007ffff
 8002e10:	407f0000 	.word	0x407f0000
 8002e14:	80080000 	.word	0x80080000
 8002e18:	50040300 	.word	0x50040300
 8002e1c:	50040000 	.word	0x50040000
 8002e20:	c7520000 	.word	0xc7520000
 8002e24:	cb840000 	.word	0xcb840000
 8002e28:	80000001 	.word	0x80000001
 8002e2c:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e30:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002e34:	b15b      	cbz	r3, 8002e4e <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	f003 031f 	and.w	r3, r3, #31
 8002e40:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002e44:	3b1e      	subs	r3, #30
 8002e46:	051b      	lsls	r3, r3, #20
 8002e48:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e4c:	e7c0      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 8002e4e:	2320      	movs	r3, #32
 8002e50:	e7f3      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e52:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002e54:	f043 0320 	orr.w	r3, r3, #32
 8002e58:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	e660      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e5e:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8002e62:	f47f aea5 	bne.w	8002bb0 <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e66:	6822      	ldr	r2, [r4, #0]
 8002e68:	4b28      	ldr	r3, [pc, #160]	@ (8002f0c <HAL_ADC_ConfigChannel+0x41c>)
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d001      	beq.n	8002e72 <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e6e:	2000      	movs	r0, #0
 8002e70:	e656      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002e72:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e76:	4926      	ldr	r1, [pc, #152]	@ (8002f10 <HAL_ADC_ConfigChannel+0x420>)
 8002e78:	688a      	ldr	r2, [r1, #8]
 8002e7a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e82:	4b24      	ldr	r3, [pc, #144]	@ (8002f14 <HAL_ADC_ConfigChannel+0x424>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	099b      	lsrs	r3, r3, #6
 8002e88:	4a23      	ldr	r2, [pc, #140]	@ (8002f18 <HAL_ADC_ConfigChannel+0x428>)
 8002e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8e:	099b      	lsrs	r3, r3, #6
 8002e90:	3301      	adds	r3, #1
 8002e92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8002e9a:	e002      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 8002e9c:	9b01      	ldr	r3, [sp, #4]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8002ea2:	9b01      	ldr	r3, [sp, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f9      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	e639      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002eac:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8002eb0:	f47f ae82 	bne.w	8002bb8 <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eb4:	6822      	ldr	r2, [r4, #0]
 8002eb6:	4b15      	ldr	r3, [pc, #84]	@ (8002f0c <HAL_ADC_ConfigChannel+0x41c>)
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d001      	beq.n	8002ec0 <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	e62f      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002ec0:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 8002ec4:	4912      	ldr	r1, [pc, #72]	@ (8002f10 <HAL_ADC_ConfigChannel+0x420>)
 8002ec6:	688a      	ldr	r2, [r1, #8]
 8002ec8:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ed0:	2000      	movs	r0, #0
}
 8002ed2:	e625      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ed4:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8002ed8:	d113      	bne.n	8002f02 <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 8002eda:	6822      	ldr	r2, [r4, #0]
 8002edc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f0c <HAL_ADC_ConfigChannel+0x41c>)
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d001      	beq.n	8002ee6 <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee2:	2000      	movs	r0, #0
 8002ee4:	e61c      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002ee6:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002eea:	4909      	ldr	r1, [pc, #36]	@ (8002f10 <HAL_ADC_ConfigChannel+0x420>)
 8002eec:	688a      	ldr	r2, [r1, #8]
 8002eee:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ef6:	2000      	movs	r0, #0
}
 8002ef8:	e612      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
 8002efa:	2000      	movs	r0, #0
 8002efc:	e610      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
 8002efe:	2000      	movs	r0, #0
 8002f00:	e60e      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
 8002f02:	2000      	movs	r0, #0
 8002f04:	e60c      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8002f06:	2002      	movs	r0, #2
 8002f08:	e60d      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x36>
 8002f0a:	bf00      	nop
 8002f0c:	50040000 	.word	0x50040000
 8002f10:	50040300 	.word	0x50040300
 8002f14:	20000028 	.word	0x20000028
 8002f18:	053e2d63 	.word	0x053e2d63

08002f1c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8002f1c:	2800      	cmp	r0, #0
 8002f1e:	db07      	blt.n	8002f30 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f20:	f000 021f 	and.w	r2, r0, #31
 8002f24:	0940      	lsrs	r0, r0, #5
 8002f26:	2301      	movs	r3, #1
 8002f28:	4093      	lsls	r3, r2
 8002f2a:	4a02      	ldr	r2, [pc, #8]	@ (8002f34 <__NVIC_EnableIRQ+0x18>)
 8002f2c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	e000e100 	.word	0xe000e100

08002f38 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8002f38:	2800      	cmp	r0, #0
 8002f3a:	db0c      	blt.n	8002f56 <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3c:	f000 021f 	and.w	r2, r0, #31
 8002f40:	0940      	lsrs	r0, r0, #5
 8002f42:	2301      	movs	r3, #1
 8002f44:	4093      	lsls	r3, r2
 8002f46:	3020      	adds	r0, #32
 8002f48:	4a03      	ldr	r2, [pc, #12]	@ (8002f58 <__NVIC_DisableIRQ+0x20>)
 8002f4a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002f52:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002f56:	4770      	bx	lr
 8002f58:	e000e100 	.word	0xe000e100

08002f5c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002f5c:	2800      	cmp	r0, #0
 8002f5e:	db08      	blt.n	8002f72 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f60:	0109      	lsls	r1, r1, #4
 8002f62:	b2c9      	uxtb	r1, r1
 8002f64:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002f68:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002f6c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8002f70:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f72:	f000 000f 	and.w	r0, r0, #15
 8002f76:	0109      	lsls	r1, r1, #4
 8002f78:	b2c9      	uxtb	r1, r1
 8002f7a:	4b01      	ldr	r3, [pc, #4]	@ (8002f80 <__NVIC_SetPriority+0x24>)
 8002f7c:	5419      	strb	r1, [r3, r0]
  }
}
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed14 	.word	0xe000ed14

08002f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f84:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f86:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f8a:	f1c0 0c07 	rsb	ip, r0, #7
 8002f8e:	f1bc 0f04 	cmp.w	ip, #4
 8002f92:	bf28      	it	cs
 8002f94:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f98:	1d03      	adds	r3, r0, #4
 8002f9a:	2b06      	cmp	r3, #6
 8002f9c:	d90f      	bls.n	8002fbe <NVIC_EncodePriority+0x3a>
 8002f9e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa0:	f04f 3eff 	mov.w	lr, #4294967295
 8002fa4:	fa0e f00c 	lsl.w	r0, lr, ip
 8002fa8:	ea21 0100 	bic.w	r1, r1, r0
 8002fac:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fae:	fa0e fe03 	lsl.w	lr, lr, r3
 8002fb2:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8002fb6:	ea41 0002 	orr.w	r0, r1, r2
 8002fba:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	e7ee      	b.n	8002fa0 <NVIC_EncodePriority+0x1c>
	...

08002fc4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fc4:	4a07      	ldr	r2, [pc, #28]	@ (8002fe4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002fc6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fc8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002fcc:	041b      	lsls	r3, r3, #16
 8002fce:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fd0:	0200      	lsls	r0, r0, #8
 8002fd2:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fd6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002fd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002fe0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002fe2:	4770      	bx	lr
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe8:	b510      	push	{r4, lr}
 8002fea:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fec:	4b05      	ldr	r3, [pc, #20]	@ (8003004 <HAL_NVIC_SetPriority+0x1c>)
 8002fee:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ff0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002ff4:	f7ff ffc6 	bl	8002f84 <NVIC_EncodePriority>
 8002ff8:	4601      	mov	r1, r0
 8002ffa:	4620      	mov	r0, r4
 8002ffc:	f7ff ffae 	bl	8002f5c <__NVIC_SetPriority>
}
 8003000:	bd10      	pop	{r4, pc}
 8003002:	bf00      	nop
 8003004:	e000ed00 	.word	0xe000ed00

08003008 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003008:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800300a:	f7ff ff87 	bl	8002f1c <__NVIC_EnableIRQ>
}
 800300e:	bd08      	pop	{r3, pc}

08003010 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003010:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003012:	f7ff ff91 	bl	8002f38 <__NVIC_DisableIRQ>
}
 8003016:	bd08      	pop	{r3, pc}

08003018 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003018:	3801      	subs	r0, #1
 800301a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800301e:	d20b      	bcs.n	8003038 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003020:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003024:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003026:	4a05      	ldr	r2, [pc, #20]	@ (800303c <HAL_SYSTICK_Config+0x24>)
 8003028:	21f0      	movs	r1, #240	@ 0xf0
 800302a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800302e:	2000      	movs	r0, #0
 8003030:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003032:	2207      	movs	r2, #7
 8003034:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003036:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003038:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800303a:	4770      	bx	lr
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003040:	2800      	cmp	r0, #0
 8003042:	db08      	blt.n	8003056 <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003044:	f000 021f 	and.w	r2, r0, #31
 8003048:	0940      	lsrs	r0, r0, #5
 800304a:	2301      	movs	r3, #1
 800304c:	4093      	lsls	r3, r2
 800304e:	3040      	adds	r0, #64	@ 0x40
 8003050:	4a01      	ldr	r2, [pc, #4]	@ (8003058 <HAL_NVIC_SetPendingIRQ+0x18>)
 8003052:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8003056:	4770      	bx	lr
 8003058:	e000e100 	.word	0xe000e100

0800305c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800305c:	2800      	cmp	r0, #0
 800305e:	db08      	blt.n	8003072 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003060:	f000 021f 	and.w	r2, r0, #31
 8003064:	0940      	lsrs	r0, r0, #5
 8003066:	2301      	movs	r3, #1
 8003068:	4093      	lsls	r3, r2
 800306a:	3060      	adds	r0, #96	@ 0x60
 800306c:	4a01      	ldr	r2, [pc, #4]	@ (8003074 <HAL_NVIC_ClearPendingIRQ+0x18>)
 800306e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8003072:	4770      	bx	lr
 8003074:	e000e100 	.word	0xe000e100

08003078 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003078:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800307a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800307c:	e066      	b.n	800314c <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800307e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003080:	005e      	lsls	r6, r3, #1
 8003082:	2403      	movs	r4, #3
 8003084:	40b4      	lsls	r4, r6
 8003086:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800308a:	68cc      	ldr	r4, [r1, #12]
 800308c:	40b4      	lsls	r4, r6
 800308e:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8003090:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003092:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003094:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003098:	684c      	ldr	r4, [r1, #4]
 800309a:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800309e:	409c      	lsls	r4, r3
 80030a0:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80030a2:	6044      	str	r4, [r0, #4]
 80030a4:	e063      	b.n	800316e <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030a6:	08dd      	lsrs	r5, r3, #3
 80030a8:	3508      	adds	r5, #8
 80030aa:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80030ae:	f003 0c07 	and.w	ip, r3, #7
 80030b2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80030b6:	f04f 0e0f 	mov.w	lr, #15
 80030ba:	fa0e fe0c 	lsl.w	lr, lr, ip
 80030be:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80030c2:	690c      	ldr	r4, [r1, #16]
 80030c4:	fa04 f40c 	lsl.w	r4, r4, ip
 80030c8:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 80030cc:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80030d0:	e064      	b.n	800319c <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030d2:	2404      	movs	r4, #4
 80030d4:	e000      	b.n	80030d8 <HAL_GPIO_Init+0x60>
 80030d6:	2400      	movs	r4, #0
 80030d8:	fa04 f40e 	lsl.w	r4, r4, lr
 80030dc:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030de:	f10c 0c02 	add.w	ip, ip, #2
 80030e2:	4d4f      	ldr	r5, [pc, #316]	@ (8003220 <HAL_GPIO_Init+0x1a8>)
 80030e4:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030e8:	4c4e      	ldr	r4, [pc, #312]	@ (8003224 <HAL_GPIO_Init+0x1ac>)
 80030ea:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80030ec:	43d4      	mvns	r4, r2
 80030ee:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030f2:	684f      	ldr	r7, [r1, #4]
 80030f4:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80030f8:	d001      	beq.n	80030fe <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 80030fa:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80030fe:	4d49      	ldr	r5, [pc, #292]	@ (8003224 <HAL_GPIO_Init+0x1ac>)
 8003100:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8003102:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8003104:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003108:	684f      	ldr	r7, [r1, #4]
 800310a:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800310e:	d001      	beq.n	8003114 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 8003110:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8003114:	4d43      	ldr	r5, [pc, #268]	@ (8003224 <HAL_GPIO_Init+0x1ac>)
 8003116:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003118:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 800311c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003120:	684f      	ldr	r7, [r1, #4]
 8003122:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 8003126:	d001      	beq.n	800312c <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8003128:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 800312c:	4d3d      	ldr	r5, [pc, #244]	@ (8003224 <HAL_GPIO_Init+0x1ac>)
 800312e:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003132:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8003136:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003138:	684e      	ldr	r6, [r1, #4]
 800313a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800313e:	d001      	beq.n	8003144 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 8003140:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 8003144:	4a37      	ldr	r2, [pc, #220]	@ (8003224 <HAL_GPIO_Init+0x1ac>)
 8003146:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 800314a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800314c:	680a      	ldr	r2, [r1, #0]
 800314e:	fa32 f403 	lsrs.w	r4, r2, r3
 8003152:	d064      	beq.n	800321e <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003154:	f04f 0c01 	mov.w	ip, #1
 8003158:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800315c:	ea1c 0202 	ands.w	r2, ip, r2
 8003160:	d0f3      	beq.n	800314a <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003162:	684c      	ldr	r4, [r1, #4]
 8003164:	f004 0403 	and.w	r4, r4, #3
 8003168:	3c01      	subs	r4, #1
 800316a:	2c01      	cmp	r4, #1
 800316c:	d987      	bls.n	800307e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800316e:	684c      	ldr	r4, [r1, #4]
 8003170:	f004 0403 	and.w	r4, r4, #3
 8003174:	2c03      	cmp	r4, #3
 8003176:	d00c      	beq.n	8003192 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 8003178:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800317a:	005d      	lsls	r5, r3, #1
 800317c:	f04f 0c03 	mov.w	ip, #3
 8003180:	fa0c fc05 	lsl.w	ip, ip, r5
 8003184:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003188:	688c      	ldr	r4, [r1, #8]
 800318a:	40ac      	lsls	r4, r5
 800318c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8003190:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003192:	684c      	ldr	r4, [r1, #4]
 8003194:	f004 0403 	and.w	r4, r4, #3
 8003198:	2c02      	cmp	r4, #2
 800319a:	d084      	beq.n	80030a6 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 800319c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800319e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80031a2:	f04f 0c03 	mov.w	ip, #3
 80031a6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80031aa:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031ae:	684c      	ldr	r4, [r1, #4]
 80031b0:	f004 0403 	and.w	r4, r4, #3
 80031b4:	fa04 f40e 	lsl.w	r4, r4, lr
 80031b8:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80031bc:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031be:	684c      	ldr	r4, [r1, #4]
 80031c0:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80031c4:	d0c1      	beq.n	800314a <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 80031c6:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80031ca:	f10c 0502 	add.w	r5, ip, #2
 80031ce:	4c14      	ldr	r4, [pc, #80]	@ (8003220 <HAL_GPIO_Init+0x1a8>)
 80031d0:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031d4:	f003 0e03 	and.w	lr, r3, #3
 80031d8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80031dc:	240f      	movs	r4, #15
 80031de:	fa04 f40e 	lsl.w	r4, r4, lr
 80031e2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031e6:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80031ea:	f43f af74 	beq.w	80030d6 <HAL_GPIO_Init+0x5e>
 80031ee:	4c0e      	ldr	r4, [pc, #56]	@ (8003228 <HAL_GPIO_Init+0x1b0>)
 80031f0:	42a0      	cmp	r0, r4
 80031f2:	d00e      	beq.n	8003212 <HAL_GPIO_Init+0x19a>
 80031f4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80031f8:	42a0      	cmp	r0, r4
 80031fa:	d00c      	beq.n	8003216 <HAL_GPIO_Init+0x19e>
 80031fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003200:	42a0      	cmp	r0, r4
 8003202:	d00a      	beq.n	800321a <HAL_GPIO_Init+0x1a2>
 8003204:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003208:	42a0      	cmp	r0, r4
 800320a:	f43f af62 	beq.w	80030d2 <HAL_GPIO_Init+0x5a>
 800320e:	2407      	movs	r4, #7
 8003210:	e762      	b.n	80030d8 <HAL_GPIO_Init+0x60>
 8003212:	2401      	movs	r4, #1
 8003214:	e760      	b.n	80030d8 <HAL_GPIO_Init+0x60>
 8003216:	2402      	movs	r4, #2
 8003218:	e75e      	b.n	80030d8 <HAL_GPIO_Init+0x60>
 800321a:	2403      	movs	r4, #3
 800321c:	e75c      	b.n	80030d8 <HAL_GPIO_Init+0x60>
  }
}
 800321e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003220:	40010000 	.word	0x40010000
 8003224:	58000800 	.word	0x58000800
 8003228:	48000400 	.word	0x48000400

0800322c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800322c:	b10a      	cbz	r2, 8003232 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800322e:	6181      	str	r1, [r0, #24]
 8003230:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003232:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8003234:	4770      	bx	lr

08003236 <HAL_HSEM_FreeCallback>:
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003236:	4770      	bx	lr

08003238 <HAL_HSEM_IRQHandler>:
{
 8003238:	b508      	push	{r3, lr}
  statusreg = HSEM_COMMON->MISR;
 800323a:	4b05      	ldr	r3, [pc, #20]	@ (8003250 <HAL_HSEM_IRQHandler+0x18>)
 800323c:	68d8      	ldr	r0, [r3, #12]
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	ea22 0200 	bic.w	r2, r2, r0
 8003244:	601a      	str	r2, [r3, #0]
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8003246:	6058      	str	r0, [r3, #4]
  HAL_HSEM_FreeCallback(statusreg);
 8003248:	f7ff fff5 	bl	8003236 <HAL_HSEM_FreeCallback>
}
 800324c:	bd08      	pop	{r3, pc}
 800324e:	bf00      	nop
 8003250:	58001500 	.word	0x58001500

08003254 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003254:	2800      	cmp	r0, #0
 8003256:	d05f      	beq.n	8003318 <HAL_I2C_Init+0xc4>
{
 8003258:	b510      	push	{r4, lr}
 800325a:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800325c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003260:	2b00      	cmp	r3, #0
 8003262:	d048      	beq.n	80032f6 <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003264:	2324      	movs	r3, #36	@ 0x24
 8003266:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800326a:	6822      	ldr	r2, [r4, #0]
 800326c:	6813      	ldr	r3, [r2, #0]
 800326e:	f023 0301 	bic.w	r3, r3, #1
 8003272:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003274:	6863      	ldr	r3, [r4, #4]
 8003276:	6822      	ldr	r2, [r4, #0]
 8003278:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800327c:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800327e:	6822      	ldr	r2, [r4, #0]
 8003280:	6893      	ldr	r3, [r2, #8]
 8003282:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003286:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003288:	68e3      	ldr	r3, [r4, #12]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d038      	beq.n	8003300 <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800328e:	68a3      	ldr	r3, [r4, #8]
 8003290:	6822      	ldr	r2, [r4, #0]
 8003292:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 8003296:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003298:	68e3      	ldr	r3, [r4, #12]
 800329a:	2b02      	cmp	r3, #2
 800329c:	d036      	beq.n	800330c <HAL_I2C_Init+0xb8>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800329e:	6822      	ldr	r2, [r4, #0]
 80032a0:	6853      	ldr	r3, [r2, #4]
 80032a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032a6:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032a8:	6822      	ldr	r2, [r4, #0]
 80032aa:	6853      	ldr	r3, [r2, #4]
 80032ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032b6:	6822      	ldr	r2, [r4, #0]
 80032b8:	68d3      	ldr	r3, [r2, #12]
 80032ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80032be:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032c0:	6923      	ldr	r3, [r4, #16]
 80032c2:	6962      	ldr	r2, [r4, #20]
 80032c4:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80032c6:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032c8:	6822      	ldr	r2, [r4, #0]
 80032ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80032ce:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032d0:	69e3      	ldr	r3, [r4, #28]
 80032d2:	6a21      	ldr	r1, [r4, #32]
 80032d4:	6822      	ldr	r2, [r4, #0]
 80032d6:	430b      	orrs	r3, r1
 80032d8:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032da:	6822      	ldr	r2, [r4, #0]
 80032dc:	6813      	ldr	r3, [r2, #0]
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e4:	2000      	movs	r0, #0
 80032e6:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032e8:	2320      	movs	r3, #32
 80032ea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ee:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f0:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42

  return HAL_OK;
}
 80032f4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80032f6:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 80032fa:	f000 f8ed 	bl	80034d8 <HAL_I2C_MspInit>
 80032fe:	e7b1      	b.n	8003264 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003300:	68a3      	ldr	r3, [r4, #8]
 8003302:	6822      	ldr	r2, [r4, #0]
 8003304:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003308:	6093      	str	r3, [r2, #8]
 800330a:	e7c5      	b.n	8003298 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800330c:	6822      	ldr	r2, [r4, #0]
 800330e:	6853      	ldr	r3, [r2, #4]
 8003310:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003314:	6053      	str	r3, [r2, #4]
 8003316:	e7c7      	b.n	80032a8 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8003318:	2001      	movs	r0, #1
}
 800331a:	4770      	bx	lr

0800331c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800331c:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800331e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8003322:	b2d2      	uxtb	r2, r2
 8003324:	2a20      	cmp	r2, #32
 8003326:	d123      	bne.n	8003370 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003328:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800332c:	2a01      	cmp	r2, #1
 800332e:	d021      	beq.n	8003374 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8003330:	2201      	movs	r2, #1
 8003332:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003336:	2224      	movs	r2, #36	@ 0x24
 8003338:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800333c:	6800      	ldr	r0, [r0, #0]
 800333e:	6802      	ldr	r2, [r0, #0]
 8003340:	f022 0201 	bic.w	r2, r2, #1
 8003344:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	6802      	ldr	r2, [r0, #0]
 800334a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800334e:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003350:	6818      	ldr	r0, [r3, #0]
 8003352:	6802      	ldr	r2, [r0, #0]
 8003354:	4311      	orrs	r1, r2
 8003356:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003358:	6819      	ldr	r1, [r3, #0]
 800335a:	680a      	ldr	r2, [r1, #0]
 800335c:	f042 0201 	orr.w	r2, r2, #1
 8003360:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003368:	2000      	movs	r0, #0
 800336a:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800336e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8003370:	2002      	movs	r0, #2
 8003372:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8003374:	2002      	movs	r0, #2
  }
}
 8003376:	4770      	bx	lr

08003378 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003378:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800337a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	2a20      	cmp	r2, #32
 8003382:	d121      	bne.n	80033c8 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003384:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8003388:	2a01      	cmp	r2, #1
 800338a:	d01f      	beq.n	80033cc <HAL_I2CEx_ConfigDigitalFilter+0x54>
 800338c:	2201      	movs	r2, #1
 800338e:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003392:	2224      	movs	r2, #36	@ 0x24
 8003394:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003398:	6800      	ldr	r0, [r0, #0]
 800339a:	6802      	ldr	r2, [r0, #0]
 800339c:	f022 0201 	bic.w	r2, r2, #1
 80033a0:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033a6:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033ae:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033b0:	6819      	ldr	r1, [r3, #0]
 80033b2:	680a      	ldr	r2, [r1, #0]
 80033b4:	f042 0201 	orr.w	r2, r2, #1
 80033b8:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ba:	2220      	movs	r2, #32
 80033bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033c0:	2000      	movs	r0, #0
 80033c2:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 80033c6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80033c8:	2002      	movs	r0, #2
 80033ca:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80033cc:	2002      	movs	r0, #2
  }
}
 80033ce:	4770      	bx	lr

080033d0 <HAL_IPCC_RxCallback>:
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80033d0:	4770      	bx	lr

080033d2 <HAL_IPCC_TxCallback>:
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80033d2:	4770      	bx	lr

080033d4 <IPCC_SetDefaultCallbacks>:
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80033d4:	2300      	movs	r3, #0
 80033d6:	e009      	b.n	80033ec <IPCC_SetDefaultCallbacks+0x18>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80033d8:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 80033dc:	4905      	ldr	r1, [pc, #20]	@ (80033f4 <IPCC_SetDefaultCallbacks+0x20>)
 80033de:	6051      	str	r1, [r2, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80033e0:	1d9a      	adds	r2, r3, #6
 80033e2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80033e6:	4904      	ldr	r1, [pc, #16]	@ (80033f8 <IPCC_SetDefaultCallbacks+0x24>)
 80033e8:	6051      	str	r1, [r2, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80033ea:	3301      	adds	r3, #1
 80033ec:	2b05      	cmp	r3, #5
 80033ee:	d9f3      	bls.n	80033d8 <IPCC_SetDefaultCallbacks+0x4>
  }
}
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	080033d1 	.word	0x080033d1
 80033f8:	080033d3 	.word	0x080033d3

080033fc <IPCC_Reset_Register>:
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	6003      	str	r3, [r0, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8003400:	f04f 133f 	mov.w	r3, #4128831	@ 0x3f003f
 8003404:	6043      	str	r3, [r0, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8003406:	233f      	movs	r3, #63	@ 0x3f
 8003408:	6083      	str	r3, [r0, #8]
}
 800340a:	4770      	bx	lr

0800340c <HAL_IPCC_Init>:
  if (hipcc != NULL)
 800340c:	b1c0      	cbz	r0, 8003440 <HAL_IPCC_Init+0x34>
{
 800340e:	b538      	push	{r3, r4, r5, lr}
 8003410:	4604      	mov	r4, r0
    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8003412:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8003416:	b183      	cbz	r3, 800343a <HAL_IPCC_Init+0x2e>
    IPCC_Reset_Register(currentInstance);
 8003418:	4d0a      	ldr	r5, [pc, #40]	@ (8003444 <HAL_IPCC_Init+0x38>)
 800341a:	4628      	mov	r0, r5
 800341c:	f7ff ffee 	bl	80033fc <IPCC_Reset_Register>
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8003420:	682b      	ldr	r3, [r5, #0]
 8003422:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003426:	602b      	str	r3, [r5, #0]
    IPCC_SetDefaultCallbacks(hipcc);
 8003428:	4620      	mov	r0, r4
 800342a:	f7ff ffd3 	bl	80033d4 <IPCC_SetDefaultCallbacks>
    hipcc->callbackRequest = 0;
 800342e:	2000      	movs	r0, #0
 8003430:	6360      	str	r0, [r4, #52]	@ 0x34
    hipcc->State = HAL_IPCC_STATE_READY;
 8003432:	2301      	movs	r3, #1
 8003434:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
}
 8003438:	bd38      	pop	{r3, r4, r5, pc}
      HAL_IPCC_MspInit(hipcc);
 800343a:	f000 f893 	bl	8003564 <HAL_IPCC_MspInit>
 800343e:	e7eb      	b.n	8003418 <HAL_IPCC_Init+0xc>
    err = HAL_ERROR;
 8003440:	2001      	movs	r0, #1
}
 8003442:	4770      	bx	lr
 8003444:	58000c00 	.word	0x58000c00

08003448 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003448:	b500      	push	{lr}
 800344a:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 800344c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003450:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003452:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003456:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800345a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800345e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003460:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003462:	2200      	movs	r2, #0
 8003464:	4611      	mov	r1, r2
 8003466:	202e      	movs	r0, #46	@ 0x2e
 8003468:	f7ff fdbe 	bl	8002fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800346c:	202e      	movs	r0, #46	@ 0x2e
 800346e:	f7ff fdcb 	bl	8003008 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003472:	b003      	add	sp, #12
 8003474:	f85d fb04 	ldr.w	pc, [sp], #4

08003478 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003478:	b500      	push	{lr}
 800347a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800347c:	2300      	movs	r3, #0
 800347e:	9303      	str	r3, [sp, #12]
 8003480:	9304      	str	r3, [sp, #16]
 8003482:	9305      	str	r3, [sp, #20]
 8003484:	9306      	str	r3, [sp, #24]
 8003486:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8003488:	6802      	ldr	r2, [r0, #0]
 800348a:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <HAL_ADC_MspInit+0x58>)
 800348c:	429a      	cmp	r2, r3
 800348e:	d002      	beq.n	8003496 <HAL_ADC_MspInit+0x1e>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003490:	b009      	add	sp, #36	@ 0x24
 8003492:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003496:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800349a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800349c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80034a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034a4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80034a8:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80034aa:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034ae:	f042 0204 	orr.w	r2, r2, #4
 80034b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80034b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80034bc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80034be:	2304      	movs	r3, #4
 80034c0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034c2:	2303      	movs	r3, #3
 80034c4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034c6:	a903      	add	r1, sp, #12
 80034c8:	4802      	ldr	r0, [pc, #8]	@ (80034d4 <HAL_ADC_MspInit+0x5c>)
 80034ca:	f7ff fdd5 	bl	8003078 <HAL_GPIO_Init>
}
 80034ce:	e7df      	b.n	8003490 <HAL_ADC_MspInit+0x18>
 80034d0:	50040000 	.word	0x50040000
 80034d4:	48000800 	.word	0x48000800

080034d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034d8:	b510      	push	{r4, lr}
 80034da:	b09c      	sub	sp, #112	@ 0x70
 80034dc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034de:	2100      	movs	r1, #0
 80034e0:	9117      	str	r1, [sp, #92]	@ 0x5c
 80034e2:	9118      	str	r1, [sp, #96]	@ 0x60
 80034e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80034e6:	911a      	str	r1, [sp, #104]	@ 0x68
 80034e8:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034ea:	2250      	movs	r2, #80	@ 0x50
 80034ec:	a803      	add	r0, sp, #12
 80034ee:	f005 fd58 	bl	8008fa2 <memset>
  if(hi2c->Instance==I2C1)
 80034f2:	6822      	ldr	r2, [r4, #0]
 80034f4:	4b19      	ldr	r3, [pc, #100]	@ (800355c <HAL_I2C_MspInit+0x84>)
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_MspInit+0x26>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80034fa:	b01c      	add	sp, #112	@ 0x70
 80034fc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80034fe:	2304      	movs	r3, #4
 8003500:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003502:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003506:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003508:	a803      	add	r0, sp, #12
 800350a:	f002 f84a 	bl	80055a2 <HAL_RCCEx_PeriphCLKConfig>
 800350e:	bb10      	cbnz	r0, 8003556 <HAL_I2C_MspInit+0x7e>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003510:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8003514:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003516:	f043 0302 	orr.w	r3, r3, #2
 800351a:	64e3      	str	r3, [r4, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800351c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8003524:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003526:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800352a:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800352c:	2312      	movs	r3, #18
 800352e:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003530:	2300      	movs	r3, #0
 8003532:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003534:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003536:	2304      	movs	r3, #4
 8003538:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800353a:	a917      	add	r1, sp, #92	@ 0x5c
 800353c:	4808      	ldr	r0, [pc, #32]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 800353e:	f7ff fd9b 	bl	8003078 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003542:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003544:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003548:	65a3      	str	r3, [r4, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800354a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800354c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003550:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003552:	9b01      	ldr	r3, [sp, #4]
}
 8003554:	e7d1      	b.n	80034fa <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8003556:	f7fe fae3 	bl	8001b20 <Error_Handler>
 800355a:	e7d9      	b.n	8003510 <HAL_I2C_MspInit+0x38>
 800355c:	40005400 	.word	0x40005400
 8003560:	48000400 	.word	0x48000400

08003564 <HAL_IPCC_MspInit>:
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
  if(hipcc->Instance==IPCC)
 8003564:	6802      	ldr	r2, [r0, #0]
 8003566:	4b09      	ldr	r3, [pc, #36]	@ (800358c <HAL_IPCC_MspInit+0x28>)
 8003568:	429a      	cmp	r2, r3
 800356a:	d000      	beq.n	800356e <HAL_IPCC_MspInit+0xa>
 800356c:	4770      	bx	lr
{
 800356e:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003570:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003574:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003576:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800357a:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800357c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003582:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003584:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8003586:	b002      	add	sp, #8
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	58000c00 	.word	0x58000c00

08003590 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003590:	b510      	push	{r4, lr}
 8003592:	b096      	sub	sp, #88	@ 0x58
 8003594:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003596:	2250      	movs	r2, #80	@ 0x50
 8003598:	2100      	movs	r1, #0
 800359a:	a802      	add	r0, sp, #8
 800359c:	f005 fd01 	bl	8008fa2 <memset>
  if(hrtc->Instance==RTC)
 80035a0:	6822      	ldr	r2, [r4, #0]
 80035a2:	4b13      	ldr	r3, [pc, #76]	@ (80035f0 <HAL_RTC_MspInit+0x60>)
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d001      	beq.n	80035ac <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80035a8:	b016      	add	sp, #88	@ 0x58
 80035aa:	bd10      	pop	{r4, pc}
    HAL_PWR_EnableBkUpAccess();
 80035ac:	f001 f924 	bl	80047f8 <HAL_PWR_EnableBkUpAccess>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80035b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80035b4:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80035b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035ba:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035bc:	a802      	add	r0, sp, #8
 80035be:	f001 fff0 	bl	80055a2 <HAL_RCCEx_PeriphCLKConfig>
 80035c2:	b988      	cbnz	r0, 80035e8 <HAL_RTC_MspInit+0x58>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80035c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035c8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80035cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 80035d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80035d6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035da:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80035dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80035e4:	9b01      	ldr	r3, [sp, #4]
}
 80035e6:	e7df      	b.n	80035a8 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 80035e8:	f7fe fa9a 	bl	8001b20 <Error_Handler>
 80035ec:	e7ea      	b.n	80035c4 <HAL_RTC_MspInit+0x34>
 80035ee:	bf00      	nop
 80035f0:	40002800 	.word	0x40002800

080035f4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035f4:	b500      	push	{lr}
 80035f6:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 80035f8:	6803      	ldr	r3, [r0, #0]
 80035fa:	4a18      	ldr	r2, [pc, #96]	@ (800365c <HAL_TIM_Base_MspInit+0x68>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d005      	beq.n	800360c <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8003600:	4a17      	ldr	r2, [pc, #92]	@ (8003660 <HAL_TIM_Base_MspInit+0x6c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d016      	beq.n	8003634 <HAL_TIM_Base_MspInit+0x40>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003606:	b003      	add	sp, #12
 8003608:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->APB2ENR, Periphs);
 800360c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003610:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003612:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003616:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800361e:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8003620:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003622:	2200      	movs	r2, #0
 8003624:	4611      	mov	r1, r2
 8003626:	2019      	movs	r0, #25
 8003628:	f7ff fcde 	bl	8002fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800362c:	2019      	movs	r0, #25
 800362e:	f7ff fceb 	bl	8003008 <HAL_NVIC_EnableIRQ>
 8003632:	e7e8      	b.n	8003606 <HAL_TIM_Base_MspInit+0x12>
  SET_BIT(RCC->APB2ENR, Periphs);
 8003634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003638:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800363a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800363e:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003646:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003648:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800364a:	2200      	movs	r2, #0
 800364c:	4611      	mov	r1, r2
 800364e:	2019      	movs	r0, #25
 8003650:	f7ff fcca 	bl	8002fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003654:	2019      	movs	r0, #25
 8003656:	f7ff fcd7 	bl	8003008 <HAL_NVIC_EnableIRQ>
}
 800365a:	e7d4      	b.n	8003606 <HAL_TIM_Base_MspInit+0x12>
 800365c:	40012c00 	.word	0x40012c00
 8003660:	40014400 	.word	0x40014400

08003664 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 8003664:	6803      	ldr	r3, [r0, #0]
 8003666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800366a:	d000      	beq.n	800366e <HAL_TIM_PWM_MspInit+0xa>
 800366c:	4770      	bx	lr
{
 800366e:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003670:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003674:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800367c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003684:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003686:	b002      	add	sp, #8
 8003688:	4770      	bx	lr
	...

0800368c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800368c:	b530      	push	{r4, r5, lr}
 800368e:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003690:	2300      	movs	r3, #0
 8003692:	9305      	str	r3, [sp, #20]
 8003694:	9306      	str	r3, [sp, #24]
 8003696:	9307      	str	r3, [sp, #28]
 8003698:	9308      	str	r3, [sp, #32]
 800369a:	9309      	str	r3, [sp, #36]	@ 0x24
  if(htim->Instance==TIM1)
 800369c:	6803      	ldr	r3, [r0, #0]
 800369e:	4a32      	ldr	r2, [pc, #200]	@ (8003768 <HAL_TIM_MspPostInit+0xdc>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <HAL_TIM_MspPostInit+0x28>

    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 80036a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036a8:	d031      	beq.n	800370e <HAL_TIM_MspPostInit+0x82>

    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM16)
 80036aa:	4a30      	ldr	r2, [pc, #192]	@ (800376c <HAL_TIM_MspPostInit+0xe0>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d045      	beq.n	800373c <HAL_TIM_MspPostInit+0xb0>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80036b0:	b00b      	add	sp, #44	@ 0x2c
 80036b2:	bd30      	pop	{r4, r5, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 80036b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80036c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036c2:	f002 0201 	and.w	r2, r2, #1
 80036c6:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80036c8:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80036ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036cc:	f042 0202 	orr.w	r2, r2, #2
 80036d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80036d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80036da:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80036dc:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 80036e0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e2:	2502      	movs	r5, #2
 80036e4:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036e6:	2401      	movs	r4, #1
 80036e8:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ea:	a905      	add	r1, sp, #20
 80036ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036f0:	f7ff fcc2 	bl	8003078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80036f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036f8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fa:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fc:	2300      	movs	r3, #0
 80036fe:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003700:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003702:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003704:	a905      	add	r1, sp, #20
 8003706:	481a      	ldr	r0, [pc, #104]	@ (8003770 <HAL_TIM_MspPostInit+0xe4>)
 8003708:	f7ff fcb6 	bl	8003078 <HAL_GPIO_Init>
 800370c:	e7d0      	b.n	80036b0 <HAL_TIM_MspPostInit+0x24>
  SET_BIT(RCC->AHB2ENR, Periphs);
 800370e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003712:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003714:	f042 0201 	orr.w	r2, r2, #1
 8003718:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800371a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8003722:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003724:	2307      	movs	r3, #7
 8003726:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003728:	2302      	movs	r3, #2
 800372a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800372c:	2301      	movs	r3, #1
 800372e:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003730:	a905      	add	r1, sp, #20
 8003732:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003736:	f7ff fc9f 	bl	8003078 <HAL_GPIO_Init>
 800373a:	e7b9      	b.n	80036b0 <HAL_TIM_MspPostInit+0x24>
  SET_BIT(RCC->AHB2ENR, Periphs);
 800373c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003740:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003742:	f042 0202 	orr.w	r2, r2, #2
 8003746:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8003750:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003752:	2340      	movs	r3, #64	@ 0x40
 8003754:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003756:	2302      	movs	r3, #2
 8003758:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 800375a:	230e      	movs	r3, #14
 800375c:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800375e:	a905      	add	r1, sp, #20
 8003760:	4803      	ldr	r0, [pc, #12]	@ (8003770 <HAL_TIM_MspPostInit+0xe4>)
 8003762:	f7ff fc89 	bl	8003078 <HAL_GPIO_Init>
}
 8003766:	e7a3      	b.n	80036b0 <HAL_TIM_MspPostInit+0x24>
 8003768:	40012c00 	.word	0x40012c00
 800376c:	40014400 	.word	0x40014400
 8003770:	48000400 	.word	0x48000400

08003774 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	b09c      	sub	sp, #112	@ 0x70
 8003778:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800377a:	2100      	movs	r1, #0
 800377c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800377e:	9118      	str	r1, [sp, #96]	@ 0x60
 8003780:	9119      	str	r1, [sp, #100]	@ 0x64
 8003782:	911a      	str	r1, [sp, #104]	@ 0x68
 8003784:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003786:	2250      	movs	r2, #80	@ 0x50
 8003788:	a803      	add	r0, sp, #12
 800378a:	f005 fc0a 	bl	8008fa2 <memset>
  if(huart->Instance==USART1)
 800378e:	6822      	ldr	r2, [r4, #0]
 8003790:	4b22      	ldr	r3, [pc, #136]	@ (800381c <HAL_UART_MspInit+0xa8>)
 8003792:	429a      	cmp	r2, r3
 8003794:	d001      	beq.n	800379a <HAL_UART_MspInit+0x26>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003796:	b01c      	add	sp, #112	@ 0x70
 8003798:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800379a:	2301      	movs	r3, #1
 800379c:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800379e:	a803      	add	r0, sp, #12
 80037a0:	f001 feff 	bl	80055a2 <HAL_RCCEx_PeriphCLKConfig>
 80037a4:	2800      	cmp	r0, #0
 80037a6:	d136      	bne.n	8003816 <HAL_UART_MspInit+0xa2>
  SET_BIT(RCC->APB2ENR, Periphs);
 80037a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80037ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037b2:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80037b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80037b6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80037ba:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80037bc:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80037be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037c0:	f042 0201 	orr.w	r2, r2, #1
 80037c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80037c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037c8:	f002 0201 	and.w	r2, r2, #1
 80037cc:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80037ce:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80037d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037d2:	f042 0202 	orr.w	r2, r2, #2
 80037d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80037e0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80037e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037e6:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e8:	2602      	movs	r6, #2
 80037ea:	9618      	str	r6, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	2400      	movs	r4, #0
 80037ee:	9419      	str	r4, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f0:	941a      	str	r4, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80037f2:	2507      	movs	r5, #7
 80037f4:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f6:	a917      	add	r1, sp, #92	@ 0x5c
 80037f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037fc:	f7ff fc3c 	bl	8003078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003804:	9618      	str	r6, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003806:	9419      	str	r4, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003808:	941a      	str	r4, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800380a:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800380c:	a917      	add	r1, sp, #92	@ 0x5c
 800380e:	4804      	ldr	r0, [pc, #16]	@ (8003820 <HAL_UART_MspInit+0xac>)
 8003810:	f7ff fc32 	bl	8003078 <HAL_GPIO_Init>
}
 8003814:	e7bf      	b.n	8003796 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8003816:	f7fe f983 	bl	8001b20 <Error_Handler>
 800381a:	e7c5      	b.n	80037a8 <HAL_UART_MspInit+0x34>
 800381c:	40013800 	.word	0x40013800
 8003820:	48000400 	.word	0x48000400

08003824 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003824:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003826:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800382a:	d043      	beq.n	80038b4 <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800382c:	6804      	ldr	r4, [r0, #0]
 800382e:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 8003832:	f891 c000 	ldrb.w	ip, [r1]
 8003836:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 800383a:	fa1e f383 	uxtah	r3, lr, r3
 800383e:	4423      	add	r3, r4
 8003840:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	@ 0x402
 8003844:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 8003848:	698b      	ldr	r3, [r1, #24]
 800384a:	42a3      	cmp	r3, r4
 800384c:	d328      	bcc.n	80038a0 <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 800384e:	1b1b      	subs	r3, r3, r4
 8003850:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8003852:	698b      	ldr	r3, [r1, #24]
 8003854:	b97b      	cbnz	r3, 8003876 <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003856:	6805      	ldr	r5, [r0, #0]
 8003858:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 800385c:	b29b      	uxth	r3, r3
 800385e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003866:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800386a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800386e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003872:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003876:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800387a:	d00e      	beq.n	800389a <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800387c:	6802      	ldr	r2, [r0, #0]
 800387e:	780d      	ldrb	r5, [r1, #0]
 8003880:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 8003884:	b29b      	uxth	r3, r3
 8003886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800388a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800388e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003892:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003896:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 800389a:	b924      	cbnz	r4, 80038a6 <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 800389c:	4620      	mov	r0, r4
 800389e:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	618b      	str	r3, [r1, #24]
 80038a4:	e7d5      	b.n	8003852 <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80038a6:	4623      	mov	r3, r4
 80038a8:	890a      	ldrh	r2, [r1, #8]
 80038aa:	6949      	ldr	r1, [r1, #20]
 80038ac:	6800      	ldr	r0, [r0, #0]
 80038ae:	f004 f875 	bl	800799c <USB_ReadPMA>
 80038b2:	e7f3      	b.n	800389c <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80038b4:	6804      	ldr	r4, [r0, #0]
 80038b6:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 80038ba:	f891 c000 	ldrb.w	ip, [r1]
 80038be:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 80038c2:	fa1e f383 	uxtah	r3, lr, r3
 80038c6:	4423      	add	r3, r4
 80038c8:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	@ 0x406
 80038cc:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 80038d0:	698b      	ldr	r3, [r1, #24]
 80038d2:	42a3      	cmp	r3, r4
 80038d4:	d32f      	bcc.n	8003936 <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 80038d6:	1b1b      	subs	r3, r3, r4
 80038d8:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 80038da:	698b      	ldr	r3, [r1, #24]
 80038dc:	b97b      	cbnz	r3, 80038fe <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80038de:	6805      	ldr	r5, [r0, #0]
 80038e0:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80038ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038ee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80038f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038fa:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80038fe:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003902:	d10f      	bne.n	8003924 <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003904:	6802      	ldr	r2, [r0, #0]
 8003906:	f891 c000 	ldrb.w	ip, [r1]
 800390a:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 800390e:	b29b      	uxth	r3, r3
 8003910:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003914:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003918:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800391c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003920:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 8003924:	2c00      	cmp	r4, #0
 8003926:	d0b9      	beq.n	800389c <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003928:	4623      	mov	r3, r4
 800392a:	894a      	ldrh	r2, [r1, #10]
 800392c:	6949      	ldr	r1, [r1, #20]
 800392e:	6800      	ldr	r0, [r0, #0]
 8003930:	f004 f834 	bl	800799c <USB_ReadPMA>
 8003934:	e7b2      	b.n	800389c <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 8003936:	2300      	movs	r3, #0
 8003938:	618b      	str	r3, [r1, #24]
 800393a:	e7ce      	b.n	80038da <HAL_PCD_EP_DB_Receive+0xb6>

0800393c <HAL_PCD_Init>:
  if (hpcd == NULL)
 800393c:	2800      	cmp	r0, #0
 800393e:	d056      	beq.n	80039ee <HAL_PCD_Init+0xb2>
{
 8003940:	b510      	push	{r4, lr}
 8003942:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003944:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 8003948:	b13b      	cbz	r3, 800395a <HAL_PCD_Init+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 800394a:	2303      	movs	r3, #3
 800394c:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  __HAL_PCD_DISABLE(hpcd);
 8003950:	6820      	ldr	r0, [r4, #0]
 8003952:	f003 f934 	bl	8006bbe <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003956:	2300      	movs	r3, #0
 8003958:	e015      	b.n	8003986 <HAL_PCD_Init+0x4a>
    hpcd->Lock = HAL_UNLOCKED;
 800395a:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
    HAL_PCD_MspInit(hpcd);
 800395e:	f004 fa3b 	bl	8007dd8 <HAL_PCD_MspInit>
 8003962:	e7f2      	b.n	800394a <HAL_PCD_Init+0xe>
    hpcd->IN_ep[i].is_in = 1U;
 8003964:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8003968:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800396c:	2101      	movs	r1, #1
 800396e:	7451      	strb	r1, [r2, #17]
    hpcd->IN_ep[i].num = i;
 8003970:	7413      	strb	r3, [r2, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003972:	2100      	movs	r1, #0
 8003974:	74d1      	strb	r1, [r2, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003976:	6211      	str	r1, [r2, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003978:	6251      	str	r1, [r2, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 800397a:	3301      	adds	r3, #1
 800397c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8003980:	00d2      	lsls	r2, r2, #3
 8003982:	50a1      	str	r1, [r4, r2]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003984:	b2db      	uxtb	r3, r3
 8003986:	7920      	ldrb	r0, [r4, #4]
 8003988:	4298      	cmp	r0, r3
 800398a:	d8eb      	bhi.n	8003964 <HAL_PCD_Init+0x28>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800398c:	2300      	movs	r3, #0
 800398e:	e016      	b.n	80039be <HAL_PCD_Init+0x82>
    hpcd->OUT_ep[i].is_in = 0U;
 8003990:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8003994:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8003998:	2100      	movs	r1, #0
 800399a:	f882 1151 	strb.w	r1, [r2, #337]	@ 0x151
    hpcd->OUT_ep[i].num = i;
 800399e:	f882 3150 	strb.w	r3, [r2, #336]	@ 0x150
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80039a2:	f882 1153 	strb.w	r1, [r2, #339]	@ 0x153
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039a6:	f8c2 1160 	str.w	r1, [r2, #352]	@ 0x160
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039aa:	f8c2 1164 	str.w	r1, [r2, #356]	@ 0x164
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039ae:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80039b2:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80039b6:	f8c2 1168 	str.w	r1, [r2, #360]	@ 0x168
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ba:	3301      	adds	r3, #1
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	4298      	cmp	r0, r3
 80039c0:	d8e6      	bhi.n	8003990 <HAL_PCD_Init+0x54>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80039c2:	4623      	mov	r3, r4
 80039c4:	f853 0b04 	ldr.w	r0, [r3], #4
 80039c8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80039cc:	f003 f901 	bl	8006bd2 <USB_DevInit>
  hpcd->USB_Address = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80039d4:	2301      	movs	r3, #1
 80039d6:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  if (hpcd->Init.lpm_enable == 1U)
 80039da:	7aa3      	ldrb	r3, [r4, #10]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d001      	beq.n	80039e4 <HAL_PCD_Init+0xa8>
  return HAL_OK;
 80039e0:	2000      	movs	r0, #0
}
 80039e2:	bd10      	pop	{r4, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80039e4:	4620      	mov	r0, r4
 80039e6:	f000 fef0 	bl	80047ca <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 80039ea:	2000      	movs	r0, #0
 80039ec:	e7f9      	b.n	80039e2 <HAL_PCD_Init+0xa6>
    return HAL_ERROR;
 80039ee:	2001      	movs	r0, #1
}
 80039f0:	4770      	bx	lr

080039f2 <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 80039f2:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d00e      	beq.n	8003a18 <HAL_PCD_Start+0x26>
{
 80039fa:	b510      	push	{r4, lr}
 80039fc:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80039fe:	2301      	movs	r3, #1
 8003a00:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003a04:	6800      	ldr	r0, [r0, #0]
 8003a06:	f003 f8d1 	bl	8006bac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003a0a:	6820      	ldr	r0, [r4, #0]
 8003a0c:	f003 fce3 	bl	80073d6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003a10:	2000      	movs	r0, #0
 8003a12:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8003a16:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8003a18:	2002      	movs	r0, #2
}
 8003a1a:	4770      	bx	lr

08003a1c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a1c:	b570      	push	{r4, r5, r6, lr}
 8003a1e:	4605      	mov	r5, r0
 8003a20:	460c      	mov	r4, r1
 8003a22:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a24:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003a28:	f000 8120 	beq.w	8003c6c <HAL_PCD_EP_DB_Transmit+0x250>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a2c:	6802      	ldr	r2, [r0, #0]
 8003a2e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003a32:	7809      	ldrb	r1, [r1, #0]
 8003a34:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 8003a38:	fa1c f383 	uxtah	r3, ip, r3
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8003a42:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 8003a46:	69a3      	ldr	r3, [r4, #24]
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d92c      	bls.n	8003aa6 <HAL_PCD_EP_DB_Transmit+0x8a>
    {
      ep->xfer_len -= TxPctSize;
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003a50:	69a0      	ldr	r0, [r4, #24]
 8003a52:	b358      	cbz	r0, 8003aac <HAL_PCD_EP_DB_Transmit+0x90>
      return HAL_OK;
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a54:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003a58:	d00d      	beq.n	8003a76 <HAL_PCD_EP_DB_Transmit+0x5a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003a5a:	6828      	ldr	r0, [r5, #0]
 8003a5c:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a72:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003a76:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	f000 808d 	beq.w	8003b9a <HAL_PCD_EP_DB_Transmit+0x17e>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003a80:	682a      	ldr	r2, [r5, #0]
 8003a82:	7821      	ldrb	r1, [r4, #0]
 8003a84:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a92:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8003a96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a9e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	bd70      	pop	{r4, r5, r6, pc}
      ep->xfer_len = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61a3      	str	r3, [r4, #24]
 8003aaa:	e7d1      	b.n	8003a50 <HAL_PCD_EP_DB_Transmit+0x34>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003aac:	7863      	ldrb	r3, [r4, #1]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d148      	bne.n	8003b44 <HAL_PCD_EP_DB_Transmit+0x128>
 8003ab2:	682a      	ldr	r2, [r5, #0]
 8003ab4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003ab8:	fa12 f383 	uxtah	r3, r2, r3
 8003abc:	4463      	add	r3, ip
 8003abe:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8003ac2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003ac6:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8003aca:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8003ace:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003ad2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003ad6:	b292      	uxth	r2, r2
 8003ad8:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003adc:	682a      	ldr	r2, [r5, #0]
 8003ade:	7863      	ldrb	r3, [r4, #1]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d13b      	bne.n	8003b5c <HAL_PCD_EP_DB_Transmit+0x140>
 8003ae4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003ae8:	fa12 f383 	uxtah	r3, r2, r3
 8003aec:	7822      	ldrb	r2, [r4, #0]
 8003aee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003af2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8003af6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003afa:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8003afe:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8003b02:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003b06:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003b0a:	b292      	uxth	r2, r2
 8003b0c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8003b10:	78e3      	ldrb	r3, [r4, #3]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d02f      	beq.n	8003b76 <HAL_PCD_EP_DB_Transmit+0x15a>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b16:	7821      	ldrb	r1, [r4, #0]
 8003b18:	4628      	mov	r0, r5
 8003b1a:	f004 f9ab 	bl	8007e74 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003b1e:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003b22:	d0be      	beq.n	8003aa2 <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003b24:	682a      	ldr	r2, [r5, #0]
 8003b26:	7821      	ldrb	r1, [r4, #0]
 8003b28:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b3e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8003b42:	e7ae      	b.n	8003aa2 <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d1c9      	bne.n	8003adc <HAL_PCD_EP_DB_Transmit+0xc0>
 8003b48:	682a      	ldr	r2, [r5, #0]
 8003b4a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003b4e:	fa12 f383 	uxtah	r3, r2, r3
 8003b52:	4463      	add	r3, ip
 8003b54:	2200      	movs	r2, #0
 8003b56:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8003b5a:	e7bf      	b.n	8003adc <HAL_PCD_EP_DB_Transmit+0xc0>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d1d7      	bne.n	8003b10 <HAL_PCD_EP_DB_Transmit+0xf4>
 8003b60:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003b64:	fa12 f383 	uxtah	r3, r2, r3
 8003b68:	7822      	ldrb	r2, [r4, #0]
 8003b6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8003b74:	e7cc      	b.n	8003b10 <HAL_PCD_EP_DB_Transmit+0xf4>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003b76:	682a      	ldr	r2, [r5, #0]
 8003b78:	7821      	ldrb	r1, [r4, #0]
 8003b7a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b88:	f083 0320 	eor.w	r3, r3, #32
 8003b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b94:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8003b98:	e7bd      	b.n	8003b16 <HAL_PCD_EP_DB_Transmit+0xfa>
        ep->xfer_buff += TxPctSize;
 8003b9a:	6963      	ldr	r3, [r4, #20]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8003ba0:	69e3      	ldr	r3, [r4, #28]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8003ba6:	6a21      	ldr	r1, [r4, #32]
 8003ba8:	6923      	ldr	r3, [r4, #16]
 8003baa:	4299      	cmp	r1, r3
 8003bac:	d31d      	bcc.n	8003bea <HAL_PCD_EP_DB_Transmit+0x1ce>
          ep->xfer_len_db -= len;
 8003bae:	1ac9      	subs	r1, r1, r3
 8003bb0:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003bb2:	7862      	ldrb	r2, [r4, #1]
 8003bb4:	2a00      	cmp	r2, #0
 8003bb6:	d144      	bne.n	8003c42 <HAL_PCD_EP_DB_Transmit+0x226>
 8003bb8:	6829      	ldr	r1, [r5, #0]
 8003bba:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8003bbe:	fa11 f282 	uxtah	r2, r1, r2
 8003bc2:	7821      	ldrb	r1, [r4, #0]
 8003bc4:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003bc8:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8003bcc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003bd0:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8003bd4:	b9ab      	cbnz	r3, 8003c02 <HAL_PCD_EP_DB_Transmit+0x1e6>
 8003bd6:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8003bda:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8003bde:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8003be2:	b289      	uxth	r1, r1
 8003be4:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8003be8:	e02d      	b.n	8003c46 <HAL_PCD_EP_DB_Transmit+0x22a>
        else if (ep->xfer_len_db == 0U)
 8003bea:	b921      	cbnz	r1, 8003bf6 <HAL_PCD_EP_DB_Transmit+0x1da>
          ep->xfer_fill_db = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	e7dd      	b.n	8003bb2 <HAL_PCD_EP_DB_Transmit+0x196>
          ep->xfer_fill_db = 0U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8003bfc:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 8003bfe:	460b      	mov	r3, r1
 8003c00:	e7d7      	b.n	8003bb2 <HAL_PCD_EP_DB_Transmit+0x196>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003c02:	2b3e      	cmp	r3, #62	@ 0x3e
 8003c04:	d80d      	bhi.n	8003c22 <HAL_PCD_EP_DB_Transmit+0x206>
 8003c06:	0859      	lsrs	r1, r3, #1
 8003c08:	f013 0f01 	tst.w	r3, #1
 8003c0c:	d000      	beq.n	8003c10 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8003c0e:	3101      	adds	r1, #1
 8003c10:	f8b2 0402 	ldrh.w	r0, [r2, #1026]	@ 0x402
 8003c14:	b280      	uxth	r0, r0
 8003c16:	0289      	lsls	r1, r1, #10
 8003c18:	b289      	uxth	r1, r1
 8003c1a:	4301      	orrs	r1, r0
 8003c1c:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8003c20:	e011      	b.n	8003c46 <HAL_PCD_EP_DB_Transmit+0x22a>
 8003c22:	0958      	lsrs	r0, r3, #5
 8003c24:	f013 0f1f 	tst.w	r3, #31
 8003c28:	d100      	bne.n	8003c2c <HAL_PCD_EP_DB_Transmit+0x210>
 8003c2a:	3801      	subs	r0, #1
 8003c2c:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8003c30:	b289      	uxth	r1, r1
 8003c32:	0280      	lsls	r0, r0, #10
 8003c34:	b280      	uxth	r0, r0
 8003c36:	4301      	orrs	r1, r0
 8003c38:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8003c3c:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8003c40:	e001      	b.n	8003c46 <HAL_PCD_EP_DB_Transmit+0x22a>
 8003c42:	2a01      	cmp	r2, #1
 8003c44:	d006      	beq.n	8003c54 <HAL_PCD_EP_DB_Transmit+0x238>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	8922      	ldrh	r2, [r4, #8]
 8003c4a:	6961      	ldr	r1, [r4, #20]
 8003c4c:	6828      	ldr	r0, [r5, #0]
 8003c4e:	f003 fbd1 	bl	80073f4 <USB_WritePMA>
 8003c52:	e715      	b.n	8003a80 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003c54:	6829      	ldr	r1, [r5, #0]
 8003c56:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8003c5a:	fa11 f282 	uxtah	r2, r1, r2
 8003c5e:	7821      	ldrb	r1, [r4, #0]
 8003c60:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003c64:	b299      	uxth	r1, r3
 8003c66:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8003c6a:	e7ec      	b.n	8003c46 <HAL_PCD_EP_DB_Transmit+0x22a>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003c6c:	6802      	ldr	r2, [r0, #0]
 8003c6e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003c72:	7809      	ldrb	r1, [r1, #0]
 8003c74:	00c8      	lsls	r0, r1, #3
 8003c76:	fa10 f383 	uxtah	r3, r0, r3
 8003c7a:	4413      	add	r3, r2
 8003c7c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8003c80:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 8003c84:	69a3      	ldr	r3, [r4, #24]
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d346      	bcc.n	8003d18 <HAL_PCD_EP_DB_Transmit+0x2fc>
      ep->xfer_len -= TxPctSize;
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8003c8e:	69a3      	ldr	r3, [r4, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d044      	beq.n	8003d1e <HAL_PCD_EP_DB_Transmit+0x302>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003c94:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003c98:	d10d      	bne.n	8003cb6 <HAL_PCD_EP_DB_Transmit+0x29a>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003c9a:	6828      	ldr	r0, [r5, #0]
 8003c9c:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003caa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cb2:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8003cb6:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	f47f aee0 	bne.w	8003a80 <HAL_PCD_EP_DB_Transmit+0x64>
        ep->xfer_buff += TxPctSize;
 8003cc0:	6963      	ldr	r3, [r4, #20]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8003cc6:	69e3      	ldr	r3, [r4, #28]
 8003cc8:	4413      	add	r3, r2
 8003cca:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8003ccc:	6a21      	ldr	r1, [r4, #32]
 8003cce:	6923      	ldr	r3, [r4, #16]
 8003cd0:	4299      	cmp	r1, r3
 8003cd2:	f0c0 809c 	bcc.w	8003e0e <HAL_PCD_EP_DB_Transmit+0x3f2>
          ep->xfer_len_db -= len;
 8003cd6:	1ac9      	subs	r1, r1, r3
 8003cd8:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003cda:	6829      	ldr	r1, [r5, #0]
 8003cdc:	7862      	ldrb	r2, [r4, #1]
 8003cde:	2a00      	cmp	r2, #0
 8003ce0:	f040 80c1 	bne.w	8003e66 <HAL_PCD_EP_DB_Transmit+0x44a>
 8003ce4:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8003ce8:	fa11 f282 	uxtah	r2, r1, r2
 8003cec:	7821      	ldrb	r1, [r4, #0]
 8003cee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003cf2:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8003cf6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003cfa:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f040 8091 	bne.w	8003e26 <HAL_PCD_EP_DB_Transmit+0x40a>
 8003d04:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8003d08:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8003d0c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8003d10:	b289      	uxth	r1, r1
 8003d12:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8003d16:	e0a8      	b.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x44e>
      ep->xfer_len = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61a3      	str	r3, [r4, #24]
 8003d1c:	e7b7      	b.n	8003c8e <HAL_PCD_EP_DB_Transmit+0x272>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d1e:	7863      	ldrb	r3, [r4, #1]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d149      	bne.n	8003db8 <HAL_PCD_EP_DB_Transmit+0x39c>
 8003d24:	682a      	ldr	r2, [r5, #0]
 8003d26:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003d2a:	fa12 f383 	uxtah	r3, r2, r3
 8003d2e:	4403      	add	r3, r0
 8003d30:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8003d34:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003d38:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8003d3c:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8003d40:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003d44:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003d48:	b292      	uxth	r2, r2
 8003d4a:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d4e:	682a      	ldr	r2, [r5, #0]
 8003d50:	7863      	ldrb	r3, [r4, #1]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d13c      	bne.n	8003dd0 <HAL_PCD_EP_DB_Transmit+0x3b4>
 8003d56:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003d5a:	fa12 f383 	uxtah	r3, r2, r3
 8003d5e:	7822      	ldrb	r2, [r4, #0]
 8003d60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d64:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8003d68:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003d6c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8003d70:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8003d74:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003d78:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003d7c:	b292      	uxth	r2, r2
 8003d7e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8003d82:	78e3      	ldrb	r3, [r4, #3]
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d030      	beq.n	8003dea <HAL_PCD_EP_DB_Transmit+0x3ce>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d88:	7821      	ldrb	r1, [r4, #0]
 8003d8a:	4628      	mov	r0, r5
 8003d8c:	f004 f872 	bl	8007e74 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003d90:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003d94:	f47f ae85 	bne.w	8003aa2 <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d98:	682a      	ldr	r2, [r5, #0]
 8003d9a:	7821      	ldrb	r1, [r4, #0]
 8003d9c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003daa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003db2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8003db6:	e674      	b.n	8003aa2 <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d1c8      	bne.n	8003d4e <HAL_PCD_EP_DB_Transmit+0x332>
 8003dbc:	682a      	ldr	r2, [r5, #0]
 8003dbe:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003dc2:	fa12 f383 	uxtah	r3, r2, r3
 8003dc6:	4403      	add	r3, r0
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8003dce:	e7be      	b.n	8003d4e <HAL_PCD_EP_DB_Transmit+0x332>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d1d6      	bne.n	8003d82 <HAL_PCD_EP_DB_Transmit+0x366>
 8003dd4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003dd8:	fa12 f383 	uxtah	r3, r2, r3
 8003ddc:	7822      	ldrb	r2, [r4, #0]
 8003dde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003de2:	2200      	movs	r2, #0
 8003de4:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8003de8:	e7cb      	b.n	8003d82 <HAL_PCD_EP_DB_Transmit+0x366>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003dea:	682a      	ldr	r2, [r5, #0]
 8003dec:	7821      	ldrb	r1, [r4, #0]
 8003dee:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003df8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dfc:	f083 0320 	eor.w	r3, r3, #32
 8003e00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e08:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8003e0c:	e7bc      	b.n	8003d88 <HAL_PCD_EP_DB_Transmit+0x36c>
        else if (ep->xfer_len_db == 0U)
 8003e0e:	b921      	cbnz	r1, 8003e1a <HAL_PCD_EP_DB_Transmit+0x3fe>
          ep->xfer_fill_db = 0U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8003e16:	4613      	mov	r3, r2
 8003e18:	e75f      	b.n	8003cda <HAL_PCD_EP_DB_Transmit+0x2be>
          ep->xfer_len_db = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8003e1e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003e22:	460b      	mov	r3, r1
 8003e24:	e759      	b.n	8003cda <HAL_PCD_EP_DB_Transmit+0x2be>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e26:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e28:	d80d      	bhi.n	8003e46 <HAL_PCD_EP_DB_Transmit+0x42a>
 8003e2a:	0859      	lsrs	r1, r3, #1
 8003e2c:	f013 0f01 	tst.w	r3, #1
 8003e30:	d000      	beq.n	8003e34 <HAL_PCD_EP_DB_Transmit+0x418>
 8003e32:	3101      	adds	r1, #1
 8003e34:	f8b2 0406 	ldrh.w	r0, [r2, #1030]	@ 0x406
 8003e38:	b280      	uxth	r0, r0
 8003e3a:	0289      	lsls	r1, r1, #10
 8003e3c:	b289      	uxth	r1, r1
 8003e3e:	4301      	orrs	r1, r0
 8003e40:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8003e44:	e011      	b.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x44e>
 8003e46:	0958      	lsrs	r0, r3, #5
 8003e48:	f013 0f1f 	tst.w	r3, #31
 8003e4c:	d100      	bne.n	8003e50 <HAL_PCD_EP_DB_Transmit+0x434>
 8003e4e:	3801      	subs	r0, #1
 8003e50:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8003e54:	b289      	uxth	r1, r1
 8003e56:	0280      	lsls	r0, r0, #10
 8003e58:	b280      	uxth	r0, r0
 8003e5a:	4301      	orrs	r1, r0
 8003e5c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8003e60:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8003e64:	e001      	b.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x44e>
 8003e66:	2a01      	cmp	r2, #1
 8003e68:	d006      	beq.n	8003e78 <HAL_PCD_EP_DB_Transmit+0x45c>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	8962      	ldrh	r2, [r4, #10]
 8003e6e:	6961      	ldr	r1, [r4, #20]
 8003e70:	6828      	ldr	r0, [r5, #0]
 8003e72:	f003 fabf 	bl	80073f4 <USB_WritePMA>
 8003e76:	e603      	b.n	8003a80 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e78:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 8003e7c:	fa11 f282 	uxtah	r2, r1, r2
 8003e80:	7821      	ldrb	r1, [r4, #0]
 8003e82:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003e86:	b299      	uxth	r1, r3
 8003e88:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8003e8c:	e7ed      	b.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x44e>

08003e8e <PCD_EP_ISR_Handler>:
{
 8003e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e92:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003e94:	6828      	ldr	r0, [r5, #0]
 8003e96:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8003e9a:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003e9e:	f000 8255 	beq.w	800434c <PCD_EP_ISR_Handler+0x4be>
    wIstr = hpcd->Instance->ISTR;
 8003ea2:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
 8003ea6:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8003ea8:	f014 040f 	ands.w	r4, r4, #15
 8003eac:	f040 809f 	bne.w	8003fee <PCD_EP_ISR_Handler+0x160>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003eb0:	f013 0f10 	tst.w	r3, #16
 8003eb4:	d04a      	beq.n	8003f4c <PCD_EP_ISR_Handler+0xbe>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003eb6:	8803      	ldrh	r3, [r0, #0]
 8003eb8:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003eba:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8003ebe:	d175      	bne.n	8003fac <PCD_EP_ISR_Handler+0x11e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003ec0:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8003ec4:	d0e6      	beq.n	8003e94 <PCD_EP_ISR_Handler+0x6>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003ec6:	8803      	ldrh	r3, [r0, #0]
 8003ec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ecc:	051b      	lsls	r3, r3, #20
 8003ece:	0d1b      	lsrs	r3, r3, #20
 8003ed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ed4:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ed6:	6828      	ldr	r0, [r5, #0]
 8003ed8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8003edc:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8003ee0:	00d2      	lsls	r2, r2, #3
 8003ee2:	fa12 f383 	uxtah	r3, r2, r3
 8003ee6:	4403      	add	r3, r0
 8003ee8:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8003eec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ef0:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003ef4:	b18b      	cbz	r3, 8003f1a <PCD_EP_ISR_Handler+0x8c>
 8003ef6:	f8d5 1164 	ldr.w	r1, [r5, #356]	@ 0x164
 8003efa:	b171      	cbz	r1, 8003f1a <PCD_EP_ISR_Handler+0x8c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003efc:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8003f00:	f003 fd4c 	bl	800799c <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8003f04:	f8d5 3164 	ldr.w	r3, [r5, #356]	@ 0x164
 8003f08:	f8d5 216c 	ldr.w	r2, [r5, #364]	@ 0x16c
 8003f0c:	4413      	add	r3, r2
 8003f0e:	f8c5 3164 	str.w	r3, [r5, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003f12:	2100      	movs	r1, #0
 8003f14:	4628      	mov	r0, r5
 8003f16:	f003 ffa1 	bl	8007e5c <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003f1a:	682a      	ldr	r2, [r5, #0]
 8003f1c:	8813      	ldrh	r3, [r2, #0]
 8003f1e:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003f20:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8003f24:	d1b6      	bne.n	8003e94 <PCD_EP_ISR_Handler+0x6>
 8003f26:	f401 5140 	and.w	r1, r1, #12288	@ 0x3000
 8003f2a:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8003f2e:	d0b1      	beq.n	8003e94 <PCD_EP_ISR_Handler+0x6>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003f30:	8813      	ldrh	r3, [r2, #0]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3c:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8003f40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f48:	8013      	strh	r3, [r2, #0]
 8003f4a:	e7a3      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003f4c:	8803      	ldrh	r3, [r0, #0]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003f64:	6829      	ldr	r1, [r5, #0]
 8003f66:	f8b1 3050 	ldrh.w	r3, [r1, #80]	@ 0x50
 8003f6a:	7c2a      	ldrb	r2, [r5, #16]
 8003f6c:	00d2      	lsls	r2, r2, #3
 8003f6e:	fa12 f383 	uxtah	r3, r2, r3
 8003f72:	440b      	add	r3, r1
 8003f74:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8003f78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f7c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8003f7e:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8003f80:	441a      	add	r2, r3
 8003f82:	626a      	str	r2, [r5, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003f84:	2100      	movs	r1, #0
 8003f86:	4628      	mov	r0, r5
 8003f88:	f003 ff74 	bl	8007e74 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003f8c:	7b2b      	ldrb	r3, [r5, #12]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d080      	beq.n	8003e94 <PCD_EP_ISR_Handler+0x6>
 8003f92:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f47f af7d 	bne.w	8003e94 <PCD_EP_ISR_Handler+0x6>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003f9a:	7b2b      	ldrb	r3, [r5, #12]
 8003f9c:	682a      	ldr	r2, [r5, #0]
 8003f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fa2:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	732b      	strb	r3, [r5, #12]
 8003faa:	e773      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003fac:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8003fb0:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8003fb4:	00d2      	lsls	r2, r2, #3
 8003fb6:	fa12 f383 	uxtah	r3, r2, r3
 8003fba:	4403      	add	r3, r0
 8003fbc:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8003fc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fc4:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003fc8:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8003fcc:	f505 7126 	add.w	r1, r5, #664	@ 0x298
 8003fd0:	f003 fce4 	bl	800799c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003fd4:	682a      	ldr	r2, [r5, #0]
 8003fd6:	8813      	ldrh	r3, [r2, #0]
 8003fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fdc:	051b      	lsls	r3, r3, #20
 8003fde:	0d1b      	lsrs	r3, r3, #20
 8003fe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fe4:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8003fe6:	4628      	mov	r0, r5
 8003fe8:	f003 ff30 	bl	8007e4c <HAL_PCD_SetupStageCallback>
 8003fec:	e752      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003fee:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003ff2:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003ff4:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003ff8:	d14e      	bne.n	8004098 <PCD_EP_ISR_Handler+0x20a>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003ffa:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8003ffe:	f43f af49 	beq.w	8003e94 <PCD_EP_ISR_Handler+0x6>
        ep = &hpcd->IN_ep[epindex];
 8004002:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8004006:	00c9      	lsls	r1, r1, #3
 8004008:	3110      	adds	r1, #16
 800400a:	4429      	add	r1, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800400c:	682a      	ldr	r2, [r5, #0]
 800400e:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8004012:	b29b      	uxth	r3, r3
 8004014:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800401c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004020:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004024:	b29b      	uxth	r3, r3
 8004026:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 800402a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800402e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004032:	7cdb      	ldrb	r3, [r3, #19]
 8004034:	2b01      	cmp	r3, #1
 8004036:	f000 80e9 	beq.w	800420c <PCD_EP_ISR_Handler+0x37e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 800403a:	f416 7f80 	tst.w	r6, #256	@ 0x100
 800403e:	f040 8180 	bne.w	8004342 <PCD_EP_ISR_Handler+0x4b4>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004042:	6828      	ldr	r0, [r5, #0]
 8004044:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8004048:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800404c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004050:	7c16      	ldrb	r6, [r2, #16]
 8004052:	00f2      	lsls	r2, r6, #3
 8004054:	fa12 f383 	uxtah	r3, r2, r3
 8004058:	4403      	add	r3, r0
 800405a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 800405e:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 8004062:	1c62      	adds	r2, r4, #1
 8004064:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004068:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 800406c:	429a      	cmp	r2, r3
 800406e:	f240 814b 	bls.w	8004308 <PCD_EP_ISR_Handler+0x47a>
              ep->xfer_len -= TxPctSize;
 8004072:	1c67      	adds	r7, r4, #1
 8004074:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8004078:	1ad2      	subs	r2, r2, r3
 800407a:	f845 2037 	str.w	r2, [r5, r7, lsl #3]
            if (ep->xfer_len == 0U)
 800407e:	1c62      	adds	r2, r4, #1
 8004080:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004084:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8004088:	2a00      	cmp	r2, #0
 800408a:	f040 8144 	bne.w	8004316 <PCD_EP_ISR_Handler+0x488>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800408e:	4631      	mov	r1, r6
 8004090:	4628      	mov	r0, r5
 8004092:	f003 feef 	bl	8007e74 <HAL_PCD_DataInStageCallback>
 8004096:	e6fd      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004098:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 800409c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040a0:	051b      	lsls	r3, r3, #20
 80040a2:	0d1b      	lsrs	r3, r3, #20
 80040a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040a8:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 80040ac:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80040b0:	00c9      	lsls	r1, r1, #3
 80040b2:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80040b6:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 80040ba:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80040be:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80040c2:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d140      	bne.n	800414c <PCD_EP_ISR_Handler+0x2be>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80040ca:	6828      	ldr	r0, [r5, #0]
 80040cc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80040d0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80040d4:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80040d8:	f892 2150 	ldrb.w	r2, [r2, #336]	@ 0x150
 80040dc:	00d2      	lsls	r2, r2, #3
 80040de:	fa12 f383 	uxtah	r3, r2, r3
 80040e2:	4403      	add	r3, r0
 80040e4:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 80040e8:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 80040ec:	bb17      	cbnz	r7, 8004134 <PCD_EP_ISR_Handler+0x2a6>
        ep->xfer_count += count;
 80040ee:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80040f2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80040f6:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 80040fa:	443a      	add	r2, r7
 80040fc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 8004100:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8004104:	443a      	add	r2, r7
 8004106:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800410a:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 800410e:	b13b      	cbz	r3, 8004120 <PCD_EP_ISR_Handler+0x292>
 8004110:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8004114:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004118:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800411c:	429f      	cmp	r7, r3
 800411e:	d270      	bcs.n	8004202 <PCD_EP_ISR_Handler+0x374>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004120:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8004124:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004128:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 800412c:	4628      	mov	r0, r5
 800412e:	f003 fe95 	bl	8007e5c <HAL_PCD_DataOutStageCallback>
 8004132:	e762      	b.n	8003ffa <PCD_EP_ISR_Handler+0x16c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004134:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8004138:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 800413c:	463b      	mov	r3, r7
 800413e:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
 8004142:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8004146:	f003 fc29 	bl	800799c <USB_ReadPMA>
 800414a:	e7d0      	b.n	80040ee <PCD_EP_ISR_Handler+0x260>
          if (ep->type == EP_TYPE_BULK)
 800414c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8004150:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004154:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004158:	2b02      	cmp	r3, #2
 800415a:	d033      	beq.n	80041c4 <PCD_EP_ISR_Handler+0x336>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800415c:	6829      	ldr	r1, [r5, #0]
 800415e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004162:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004166:	f892 0150 	ldrb.w	r0, [r2, #336]	@ 0x150
 800416a:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 800416e:	b29b      	uxth	r3, r3
 8004170:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004178:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800417c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004180:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004184:	6828      	ldr	r0, [r5, #0]
 8004186:	f892 3150 	ldrb.w	r3, [r2, #336]	@ 0x150
 800418a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800418e:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8004192:	d01e      	beq.n	80041d2 <PCD_EP_ISR_Handler+0x344>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004194:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	fa13 f382 	uxtah	r3, r3, r2
 800419e:	4403      	add	r3, r0
 80041a0:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	@ 0x402
 80041a4:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80041a8:	2f00      	cmp	r7, #0
 80041aa:	d0a0      	beq.n	80040ee <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80041ac:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80041b0:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80041b4:	463b      	mov	r3, r7
 80041b6:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 80041ba:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 80041be:	f003 fbed 	bl	800799c <USB_ReadPMA>
 80041c2:	e794      	b.n	80040ee <PCD_EP_ISR_Handler+0x260>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80041c4:	4632      	mov	r2, r6
 80041c6:	4641      	mov	r1, r8
 80041c8:	4628      	mov	r0, r5
 80041ca:	f7ff fb2b 	bl	8003824 <HAL_PCD_EP_DB_Receive>
 80041ce:	4607      	mov	r7, r0
 80041d0:	e78d      	b.n	80040ee <PCD_EP_ISR_Handler+0x260>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80041d2:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	fa13 f382 	uxtah	r3, r3, r2
 80041dc:	4403      	add	r3, r0
 80041de:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 80041e2:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80041e6:	2f00      	cmp	r7, #0
 80041e8:	d081      	beq.n	80040ee <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80041ea:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80041ee:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80041f2:	463b      	mov	r3, r7
 80041f4:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 80041f8:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 80041fc:	f003 fbce 	bl	800799c <USB_ReadPMA>
 8004200:	e775      	b.n	80040ee <PCD_EP_ISR_Handler+0x260>
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004202:	4641      	mov	r1, r8
 8004204:	6828      	ldr	r0, [r5, #0]
 8004206:	f003 f907 	bl	8007418 <USB_EPStartXfer>
 800420a:	e6f6      	b.n	8003ffa <PCD_EP_ISR_Handler+0x16c>
          ep->xfer_len = 0U;
 800420c:	1c63      	adds	r3, r4, #1
 800420e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	2200      	movs	r2, #0
 8004216:	50ea      	str	r2, [r5, r3]
          if (ep->doublebuffer != 0U)
 8004218:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800421c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004220:	7f1b      	ldrb	r3, [r3, #28]
 8004222:	b31b      	cbz	r3, 800426c <PCD_EP_ISR_Handler+0x3de>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004224:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8004228:	d03b      	beq.n	80042a2 <PCD_EP_ISR_Handler+0x414>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800422a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800422e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004232:	7c5b      	ldrb	r3, [r3, #17]
 8004234:	bb1b      	cbnz	r3, 800427e <PCD_EP_ISR_Handler+0x3f0>
 8004236:	682a      	ldr	r2, [r5, #0]
 8004238:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 800423c:	fa12 f383 	uxtah	r3, r2, r3
 8004240:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004244:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004248:	7c12      	ldrb	r2, [r2, #16]
 800424a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800424e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004252:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004256:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800425a:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800425e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004262:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004266:	b292      	uxth	r2, r2
 8004268:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800426c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004270:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8004274:	7c21      	ldrb	r1, [r4, #16]
 8004276:	4628      	mov	r0, r5
 8004278:	f003 fdfc 	bl	8007e74 <HAL_PCD_DataInStageCallback>
 800427c:	e60a      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800427e:	2b01      	cmp	r3, #1
 8004280:	d1f4      	bne.n	800426c <PCD_EP_ISR_Handler+0x3de>
 8004282:	682a      	ldr	r2, [r5, #0]
 8004284:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8004288:	fa12 f383 	uxtah	r3, r2, r3
 800428c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004290:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004294:	7c12      	ldrb	r2, [r2, #16]
 8004296:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800429a:	2200      	movs	r2, #0
 800429c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80042a0:	e7e4      	b.n	800426c <PCD_EP_ISR_Handler+0x3de>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80042a2:	682a      	ldr	r2, [r5, #0]
 80042a4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80042a8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80042ac:	7c5b      	ldrb	r3, [r3, #17]
 80042ae:	b9d3      	cbnz	r3, 80042e6 <PCD_EP_ISR_Handler+0x458>
 80042b0:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80042b4:	fa12 f383 	uxtah	r3, r2, r3
 80042b8:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80042bc:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80042c0:	7c12      	ldrb	r2, [r2, #16]
 80042c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042c6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80042ca:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80042ce:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80042d2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80042d6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80042da:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80042de:	b292      	uxth	r2, r2
 80042e0:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80042e4:	e7c2      	b.n	800426c <PCD_EP_ISR_Handler+0x3de>
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d1c0      	bne.n	800426c <PCD_EP_ISR_Handler+0x3de>
 80042ea:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80042ee:	fa12 f383 	uxtah	r3, r2, r3
 80042f2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80042f6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80042fa:	7c12      	ldrb	r2, [r2, #16]
 80042fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004300:	2200      	movs	r2, #0
 8004302:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004306:	e7b1      	b.n	800426c <PCD_EP_ISR_Handler+0x3de>
              ep->xfer_len = 0U;
 8004308:	1c62      	adds	r2, r4, #1
 800430a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800430e:	00d2      	lsls	r2, r2, #3
 8004310:	2700      	movs	r7, #0
 8004312:	50af      	str	r7, [r5, r2]
 8004314:	e6b3      	b.n	800407e <PCD_EP_ISR_Handler+0x1f0>
              ep->xfer_buff += TxPctSize;
 8004316:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800431a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800431e:	6a56      	ldr	r6, [r2, #36]	@ 0x24
 8004320:	441e      	add	r6, r3
 8004322:	6256      	str	r6, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8004324:	3401      	adds	r4, #1
 8004326:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800432a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800432e:	6852      	ldr	r2, [r2, #4]
 8004330:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004334:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8004338:	4413      	add	r3, r2
 800433a:	6063      	str	r3, [r4, #4]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800433c:	f003 f86c 	bl	8007418 <USB_EPStartXfer>
 8004340:	e5a8      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004342:	4632      	mov	r2, r6
 8004344:	4628      	mov	r0, r5
 8004346:	f7ff fb69 	bl	8003a1c <HAL_PCD_EP_DB_Transmit>
 800434a:	e5a3      	b.n	8003e94 <PCD_EP_ISR_Handler+0x6>
}
 800434c:	2000      	movs	r0, #0
 800434e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004352 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8004352:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 8004356:	2b01      	cmp	r3, #1
 8004358:	d00c      	beq.n	8004374 <HAL_PCD_SetAddress+0x22>
{
 800435a:	b510      	push	{r4, lr}
 800435c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800435e:	2301      	movs	r3, #1
 8004360:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  hpcd->USB_Address = address;
 8004364:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004366:	6800      	ldr	r0, [r0, #0]
 8004368:	f003 f82f 	bl	80073ca <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800436c:	2000      	movs	r0, #0
 800436e:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8004372:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8004374:	2002      	movs	r0, #2
}
 8004376:	4770      	bx	lr

08004378 <HAL_PCD_IRQHandler>:
{
 8004378:	b510      	push	{r4, lr}
 800437a:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800437c:	6800      	ldr	r0, [r0, #0]
 800437e:	f003 f835 	bl	80073ec <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004382:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 8004386:	d123      	bne.n	80043d0 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004388:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 800438c:	d124      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800438e:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 8004392:	d132      	bne.n	80043fa <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004394:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8004398:	d139      	bne.n	800440e <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800439a:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 800439e:	d140      	bne.n	8004422 <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80043a0:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80043a4:	d167      	bne.n	8004476 <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80043a6:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80043aa:	f040 8081 	bne.w	80044b0 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80043ae:	f410 7f00 	tst.w	r0, #512	@ 0x200
 80043b2:	f040 80ad 	bne.w	8004510 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80043b6:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80043ba:	d027      	beq.n	800440c <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80043bc:	6822      	ldr	r2, [r4, #0]
 80043be:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 80043ce:	e01d      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 80043d0:	4620      	mov	r0, r4
 80043d2:	f7ff fd5c 	bl	8003e8e <PCD_EP_ISR_Handler>
    return;
 80043d6:	e019      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80043d8:	6822      	ldr	r2, [r4, #0]
 80043da:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80043de:	b29b      	uxth	r3, r3
 80043e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 80043ea:	4620      	mov	r0, r4
 80043ec:	f003 fd53 	bl	8007e96 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80043f0:	2100      	movs	r1, #0
 80043f2:	4620      	mov	r0, r4
 80043f4:	f7ff ffad 	bl	8004352 <HAL_PCD_SetAddress>
    return;
 80043f8:	e008      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80043fa:	6822      	ldr	r2, [r4, #0]
 80043fc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004400:	b29b      	uxth	r3, r3
 8004402:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004406:	b29b      	uxth	r3, r3
 8004408:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
}
 800440c:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800440e:	6822      	ldr	r2, [r4, #0]
 8004410:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004414:	b29b      	uxth	r3, r3
 8004416:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800441a:	b29b      	uxth	r3, r3
 800441c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8004420:	e7f4      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004422:	6822      	ldr	r2, [r4, #0]
 8004424:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8004428:	b29b      	uxth	r3, r3
 800442a:	f023 0304 	bic.w	r3, r3, #4
 800442e:	b29b      	uxth	r3, r3
 8004430:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004434:	6822      	ldr	r2, [r4, #0]
 8004436:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800443a:	b29b      	uxth	r3, r3
 800443c:	f023 0308 	bic.w	r3, r3, #8
 8004440:	b29b      	uxth	r3, r3
 8004442:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    if (hpcd->LPM_State == LPM_L1)
 8004446:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 800444a:	2b01      	cmp	r3, #1
 800444c:	d00c      	beq.n	8004468 <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 800444e:	4620      	mov	r0, r4
 8004450:	f003 fd44 	bl	8007edc <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004454:	6822      	ldr	r2, [r4, #0]
 8004456:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800445a:	b29b      	uxth	r3, r3
 800445c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004460:	b29b      	uxth	r3, r3
 8004462:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8004466:	e7d1      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 8004468:	2100      	movs	r1, #0
 800446a:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800446e:	4620      	mov	r0, r4
 8004470:	f003 fdda 	bl	8008028 <HAL_PCDEx_LPM_Callback>
 8004474:	e7eb      	b.n	800444e <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004476:	6822      	ldr	r2, [r4, #0]
 8004478:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800447c:	b29b      	uxth	r3, r3
 800447e:	f043 0308 	orr.w	r3, r3, #8
 8004482:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004486:	6822      	ldr	r2, [r4, #0]
 8004488:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800448c:	b29b      	uxth	r3, r3
 800448e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004492:	b29b      	uxth	r3, r3
 8004494:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004498:	6822      	ldr	r2, [r4, #0]
 800449a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800449e:	b29b      	uxth	r3, r3
 80044a0:	f043 0304 	orr.w	r3, r3, #4
 80044a4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 80044a8:	4620      	mov	r0, r4
 80044aa:	f003 fd07 	bl	8007ebc <HAL_PCD_SuspendCallback>
    return;
 80044ae:	e7ad      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80044b0:	6822      	ldr	r2, [r4, #0]
 80044b2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044bc:	b29b      	uxth	r3, r3
 80044be:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80044c2:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 80044c6:	b9fb      	cbnz	r3, 8004508 <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80044c8:	6822      	ldr	r2, [r4, #0]
 80044ca:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	f043 0304 	orr.w	r3, r3, #4
 80044d4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80044d8:	6822      	ldr	r2, [r4, #0]
 80044da:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80044de:	b29b      	uxth	r3, r3
 80044e0:	f043 0308 	orr.w	r3, r3, #8
 80044e4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->LPM_State = LPM_L1;
 80044e8:	2101      	movs	r1, #1
 80044ea:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80044f4:	f3c3 038d 	ubfx	r3, r3, #2, #14
 80044f8:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80044fc:	f8c4 32cc 	str.w	r3, [r4, #716]	@ 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004500:	4620      	mov	r0, r4
 8004502:	f003 fd91 	bl	8008028 <HAL_PCDEx_LPM_Callback>
 8004506:	e781      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 8004508:	4620      	mov	r0, r4
 800450a:	f003 fcd7 	bl	8007ebc <HAL_PCD_SuspendCallback>
    return;
 800450e:	e77d      	b.n	800440c <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004510:	6822      	ldr	r2, [r4, #0]
 8004512:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004516:	b29b      	uxth	r3, r3
 8004518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800451c:	b29b      	uxth	r3, r3
 800451e:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 8004522:	4620      	mov	r0, r4
 8004524:	f003 fcb1 	bl	8007e8a <HAL_PCD_SOFCallback>
    return;
 8004528:	e770      	b.n	800440c <HAL_PCD_IRQHandler+0x94>

0800452a <HAL_PCD_EP_Open>:
{
 800452a:	b510      	push	{r4, lr}
 800452c:	4604      	mov	r4, r0
 800452e:	4608      	mov	r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004530:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004534:	d127      	bne.n	8004586 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004536:	f001 0c07 	and.w	ip, r1, #7
 800453a:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800453e:	00c9      	lsls	r1, r1, #3
 8004540:	f501 7ea8 	add.w	lr, r1, #336	@ 0x150
 8004544:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 8004548:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 800454c:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8004550:	f04f 0e00 	mov.w	lr, #0
 8004554:	f88c e151 	strb.w	lr, [ip, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 8004558:	f000 0007 	and.w	r0, r0, #7
 800455c:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800455e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8004562:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8004564:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8004566:	2b02      	cmp	r3, #2
 8004568:	d01d      	beq.n	80045a6 <HAL_PCD_EP_Open+0x7c>
  __HAL_LOCK(hpcd);
 800456a:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 800456e:	2b01      	cmp	r3, #1
 8004570:	d01c      	beq.n	80045ac <HAL_PCD_EP_Open+0x82>
 8004572:	2301      	movs	r3, #1
 8004574:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004578:	6820      	ldr	r0, [r4, #0]
 800457a:	f002 fb3b 	bl	8006bf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800457e:	2000      	movs	r0, #0
 8004580:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8004584:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004586:	f001 0c07 	and.w	ip, r1, #7
 800458a:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800458e:	00c9      	lsls	r1, r1, #3
 8004590:	3110      	adds	r1, #16
 8004592:	4421      	add	r1, r4
    ep->is_in = 1U;
 8004594:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8004598:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 800459c:	f04f 0e01 	mov.w	lr, #1
 80045a0:	f88c e011 	strb.w	lr, [ip, #17]
 80045a4:	e7d8      	b.n	8004558 <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	710b      	strb	r3, [r1, #4]
 80045aa:	e7de      	b.n	800456a <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 80045ac:	2002      	movs	r0, #2
 80045ae:	e7e9      	b.n	8004584 <HAL_PCD_EP_Open+0x5a>

080045b0 <HAL_PCD_EP_Close>:
{
 80045b0:	b510      	push	{r4, lr}
 80045b2:	4604      	mov	r4, r0
 80045b4:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 80045b6:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80045ba:	d11f      	bne.n	80045fc <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045bc:	f001 0007 	and.w	r0, r1, #7
 80045c0:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80045ca:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 80045cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045d0:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80045d4:	2300      	movs	r3, #0
 80045d6:	f880 3151 	strb.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 80045da:	f002 0207 	and.w	r2, r2, #7
 80045de:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80045e0:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d017      	beq.n	8004618 <HAL_PCD_EP_Close+0x68>
 80045e8:	2301      	movs	r3, #1
 80045ea:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80045ee:	6820      	ldr	r0, [r4, #0]
 80045f0:	f002 fd8d 	bl	800710e <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80045f4:	2000      	movs	r0, #0
 80045f6:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80045fa:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045fc:	f001 0007 	and.w	r0, r1, #7
 8004600:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	3310      	adds	r3, #16
 8004608:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 800460a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800460e:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8004612:	2301      	movs	r3, #1
 8004614:	7443      	strb	r3, [r0, #17]
 8004616:	e7e0      	b.n	80045da <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 8004618:	2002      	movs	r0, #2
 800461a:	e7ee      	b.n	80045fa <HAL_PCD_EP_Close+0x4a>

0800461c <HAL_PCD_EP_Receive>:
{
 800461c:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800461e:	f001 0c07 	and.w	ip, r1, #7
 8004622:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8004626:	00c9      	lsls	r1, r1, #3
 8004628:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
  ep->xfer_buff = pBuf;
 800462c:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8004630:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8004634:	f8ce 2164 	str.w	r2, [lr, #356]	@ 0x164
  ep->xfer_len = len;
 8004638:	f8ce 3168 	str.w	r3, [lr, #360]	@ 0x168
  ep->xfer_count = 0U;
 800463c:	2400      	movs	r4, #0
 800463e:	f8ce 416c 	str.w	r4, [lr, #364]	@ 0x16c
  ep->is_in = 0U;
 8004642:	f88e 4151 	strb.w	r4, [lr, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 8004646:	f88e c150 	strb.w	ip, [lr, #336]	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800464a:	4401      	add	r1, r0
 800464c:	6800      	ldr	r0, [r0, #0]
 800464e:	f002 fee3 	bl	8007418 <USB_EPStartXfer>
}
 8004652:	4620      	mov	r0, r4
 8004654:	bd10      	pop	{r4, pc}

08004656 <HAL_PCD_EP_Transmit>:
{
 8004656:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004658:	f001 0c07 	and.w	ip, r1, #7
 800465c:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8004660:	00c9      	lsls	r1, r1, #3
 8004662:	3110      	adds	r1, #16
  ep->xfer_buff = pBuf;
 8004664:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8004668:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 800466c:	f8ce 2024 	str.w	r2, [lr, #36]	@ 0x24
  ep->xfer_len = len;
 8004670:	f10c 0201 	add.w	r2, ip, #1
 8004674:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 8004678:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
  ep->xfer_fill_db = 1U;
 800467c:	2501      	movs	r5, #1
 800467e:	f88e 5034 	strb.w	r5, [lr, #52]	@ 0x34
  ep->xfer_len_db = len;
 8004682:	f8ce 3030 	str.w	r3, [lr, #48]	@ 0x30
  ep->xfer_count = 0U;
 8004686:	eb00 02c4 	add.w	r2, r0, r4, lsl #3
 800468a:	2400      	movs	r4, #0
 800468c:	6054      	str	r4, [r2, #4]
  ep->is_in = 1U;
 800468e:	f88e 5011 	strb.w	r5, [lr, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004692:	f88e c010 	strb.w	ip, [lr, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004696:	4401      	add	r1, r0
 8004698:	6800      	ldr	r0, [r0, #0]
 800469a:	f002 febd 	bl	8007418 <USB_EPStartXfer>
}
 800469e:	4620      	mov	r0, r4
 80046a0:	bd38      	pop	{r3, r4, r5, pc}

080046a2 <HAL_PCD_EP_SetStall>:
{
 80046a2:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80046a4:	f001 0207 	and.w	r2, r1, #7
 80046a8:	7901      	ldrb	r1, [r0, #4]
 80046aa:	4291      	cmp	r1, r2
 80046ac:	d32e      	bcc.n	800470c <HAL_PCD_EP_SetStall+0x6a>
{
 80046ae:	b510      	push	{r4, lr}
 80046b0:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80046b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80046b6:	d11d      	bne.n	80046f4 <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 80046b8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80046bc:	00c9      	lsls	r1, r1, #3
 80046be:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80046c2:	4401      	add	r1, r0
    ep->is_in = 0U;
 80046c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80046c8:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80046cc:	2000      	movs	r0, #0
 80046ce:	f883 0151 	strb.w	r0, [r3, #337]	@ 0x151
  ep->is_stall = 1U;
 80046d2:	2301      	movs	r3, #1
 80046d4:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046d6:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80046d8:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d017      	beq.n	8004710 <HAL_PCD_EP_SetStall+0x6e>
 80046e0:	2301      	movs	r3, #1
 80046e2:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80046e6:	6820      	ldr	r0, [r4, #0]
 80046e8:	f002 fdfc 	bl	80072e4 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 80046ec:	2000      	movs	r0, #0
 80046ee:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80046f2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046f4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80046f8:	00c9      	lsls	r1, r1, #3
 80046fa:	3110      	adds	r1, #16
 80046fc:	4401      	add	r1, r0
    ep->is_in = 1U;
 80046fe:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8004702:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8004706:	2001      	movs	r0, #1
 8004708:	7458      	strb	r0, [r3, #17]
 800470a:	e7e2      	b.n	80046d2 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 800470c:	2001      	movs	r0, #1
}
 800470e:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8004710:	2002      	movs	r0, #2
 8004712:	e7ee      	b.n	80046f2 <HAL_PCD_EP_SetStall+0x50>

08004714 <HAL_PCD_EP_ClrStall>:
{
 8004714:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004716:	7901      	ldrb	r1, [r0, #4]
 8004718:	f003 020f 	and.w	r2, r3, #15
 800471c:	4291      	cmp	r1, r2
 800471e:	d334      	bcc.n	800478a <HAL_PCD_EP_ClrStall+0x76>
{
 8004720:	b510      	push	{r4, lr}
 8004722:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8004724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004728:	d121      	bne.n	800476e <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800472a:	f003 0207 	and.w	r2, r3, #7
 800472e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004732:	00c9      	lsls	r1, r1, #3
 8004734:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8004738:	4401      	add	r1, r0
    ep->is_in = 0U;
 800473a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800473e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8004742:	2000      	movs	r0, #0
 8004744:	f882 0151 	strb.w	r0, [r2, #337]	@ 0x151
  ep->is_stall = 0U;
 8004748:	2200      	movs	r2, #0
 800474a:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800474c:	f003 0307 	and.w	r3, r3, #7
 8004750:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8004752:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8004756:	2b01      	cmp	r3, #1
 8004758:	d019      	beq.n	800478e <HAL_PCD_EP_ClrStall+0x7a>
 800475a:	2301      	movs	r3, #1
 800475c:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004760:	6820      	ldr	r0, [r4, #0]
 8004762:	f002 fde4 	bl	800732e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004766:	2000      	movs	r0, #0
 8004768:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800476c:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800476e:	f003 0207 	and.w	r2, r3, #7
 8004772:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004776:	00c9      	lsls	r1, r1, #3
 8004778:	3110      	adds	r1, #16
 800477a:	4401      	add	r1, r0
    ep->is_in = 1U;
 800477c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004780:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8004784:	2001      	movs	r0, #1
 8004786:	7450      	strb	r0, [r2, #17]
 8004788:	e7de      	b.n	8004748 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 800478a:	2001      	movs	r0, #1
}
 800478c:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800478e:	2002      	movs	r0, #2
 8004790:	e7ec      	b.n	800476c <HAL_PCD_EP_ClrStall+0x58>

08004792 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004792:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004796:	d00b      	beq.n	80047b0 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004798:	f001 0107 	and.w	r1, r1, #7
 800479c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80047a0:	00c9      	lsls	r1, r1, #3
 80047a2:	3110      	adds	r1, #16
 80047a4:	4408      	add	r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80047a6:	b952      	cbnz	r2, 80047be <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80047a8:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80047aa:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80047ac:	2000      	movs	r0, #0
 80047ae:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 80047b0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80047b4:	00c9      	lsls	r1, r1, #3
 80047b6:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80047ba:	4408      	add	r0, r1
 80047bc:	e7f3      	b.n	80047a6 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 80047be:	2201      	movs	r2, #1
 80047c0:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80047c2:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80047c4:	0c1b      	lsrs	r3, r3, #16
 80047c6:	8143      	strh	r3, [r0, #10]
 80047c8:	e7f0      	b.n	80047ac <HAL_PCDEx_PMAConfig+0x1a>

080047ca <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80047ca:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 80047cc:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 80047ce:	2101      	movs	r1, #1
 80047d0:	f8c0 12d0 	str.w	r1, [r0, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80047d4:	2000      	movs	r0, #0
 80047d6:	f883 02c8 	strb.w	r0, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80047da:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 80047de:	b29b      	uxth	r3, r3
 80047e0:	430b      	orrs	r3, r1
 80047e2:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80047e6:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	f043 0302 	orr.w	r3, r3, #2
 80047f0:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 80047f4:	4770      	bx	lr
	...

080047f8 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047f8:	4a02      	ldr	r2, [pc, #8]	@ (8004804 <HAL_PWR_EnableBkUpAccess+0xc>)
 80047fa:	6813      	ldr	r3, [r2, #0]
 80047fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004800:	6013      	str	r3, [r2, #0]
}
 8004802:	4770      	bx	lr
 8004804:	58000400 	.word	0x58000400

08004808 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8004808:	4b02      	ldr	r3, [pc, #8]	@ (8004814 <HAL_PWREx_GetVoltageRange+0xc>)
 800480a:	6818      	ldr	r0, [r3, #0]
}
 800480c:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	58000400 	.word	0x58000400

08004818 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004818:	4a02      	ldr	r2, [pc, #8]	@ (8004824 <HAL_PWREx_EnableVddUSB+0xc>)
 800481a:	6853      	ldr	r3, [r2, #4]
 800481c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004820:	6053      	str	r3, [r2, #4]
}
 8004822:	4770      	bx	lr
 8004824:	58000400 	.word	0x58000400

08004828 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004828:	b530      	push	{r4, r5, lr}
 800482a:	b08d      	sub	sp, #52	@ 0x34
 800482c:	4605      	mov	r5, r0
 800482e:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004830:	4c2b      	ldr	r4, [pc, #172]	@ (80048e0 <RCC_SetFlashLatency+0xb8>)
 8004832:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004836:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800483a:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800483e:	ab05      	add	r3, sp, #20
 8004840:	f104 0210 	add.w	r2, r4, #16
 8004844:	ca07      	ldmia	r2, {r0, r1, r2}
 8004846:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800484a:	f10d 0c04 	add.w	ip, sp, #4
 800484e:	341c      	adds	r4, #28
 8004850:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004854:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004858:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 800485c:	d007      	beq.n	800486e <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800485e:	2300      	movs	r3, #0
 8004860:	e014      	b.n	800488c <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 8004862:	aa0c      	add	r2, sp, #48	@ 0x30
 8004864:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004868:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 800486c:	e01e      	b.n	80048ac <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800486e:	2300      	movs	r3, #0
 8004870:	2b03      	cmp	r3, #3
 8004872:	d808      	bhi.n	8004886 <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004874:	aa0c      	add	r2, sp, #48	@ 0x30
 8004876:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800487a:	f852 2c10 	ldr.w	r2, [r2, #-16]
 800487e:	42aa      	cmp	r2, r5
 8004880:	d2ef      	bcs.n	8004862 <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004882:	3301      	adds	r3, #1
 8004884:	e7f4      	b.n	8004870 <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004886:	2500      	movs	r5, #0
 8004888:	e010      	b.n	80048ac <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800488a:	3301      	adds	r3, #1
 800488c:	2b02      	cmp	r3, #2
 800488e:	d80c      	bhi.n	80048aa <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004890:	aa0c      	add	r2, sp, #48	@ 0x30
 8004892:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004896:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 800489a:	42aa      	cmp	r2, r5
 800489c:	d3f5      	bcc.n	800488a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800489e:	aa0c      	add	r2, sp, #48	@ 0x30
 80048a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80048a4:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 80048a8:	e000      	b.n	80048ac <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80048aa:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80048ac:	4a0d      	ldr	r2, [pc, #52]	@ (80048e4 <RCC_SetFlashLatency+0xbc>)
 80048ae:	6813      	ldr	r3, [r2, #0]
 80048b0:	f023 0307 	bic.w	r3, r3, #7
 80048b4:	432b      	orrs	r3, r5
 80048b6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80048b8:	f7fd fff4 	bl	80028a4 <HAL_GetTick>
 80048bc:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80048be:	4b09      	ldr	r3, [pc, #36]	@ (80048e4 <RCC_SetFlashLatency+0xbc>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	42ab      	cmp	r3, r5
 80048c8:	d006      	beq.n	80048d8 <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80048ca:	f7fd ffeb 	bl	80028a4 <HAL_GetTick>
 80048ce:	1b00      	subs	r0, r0, r4
 80048d0:	2802      	cmp	r0, #2
 80048d2:	d9f4      	bls.n	80048be <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 80048d4:	2003      	movs	r0, #3
 80048d6:	e000      	b.n	80048da <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 80048d8:	2000      	movs	r0, #0
}
 80048da:	b00d      	add	sp, #52	@ 0x34
 80048dc:	bd30      	pop	{r4, r5, pc}
 80048de:	bf00      	nop
 80048e0:	08009344 	.word	0x08009344
 80048e4:	58004000 	.word	0x58004000

080048e8 <RCC_SetFlashLatencyFromMSIRange>:
{
 80048e8:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 80048ea:	28b0      	cmp	r0, #176	@ 0xb0
 80048ec:	d916      	bls.n	800491c <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80048ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004928 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 80048f0:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80048f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	4a0b      	ldr	r2, [pc, #44]	@ (800492c <RCC_SetFlashLatencyFromMSIRange+0x44>)
 8004900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004904:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004908:	f7ff ff7e 	bl	8004808 <HAL_PWREx_GetVoltageRange>
 800490c:	4601      	mov	r1, r0
 800490e:	4b08      	ldr	r3, [pc, #32]	@ (8004930 <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8004910:	fba3 3404 	umull	r3, r4, r3, r4
 8004914:	0ca0      	lsrs	r0, r4, #18
 8004916:	f7ff ff87 	bl	8004828 <RCC_SetFlashLatency>
}
 800491a:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800491c:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8004920:	4b01      	ldr	r3, [pc, #4]	@ (8004928 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8004922:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8004926:	e7e4      	b.n	80048f2 <RCC_SetFlashLatencyFromMSIRange+0xa>
 8004928:	08009550 	.word	0x08009550
 800492c:	080095b0 	.word	0x080095b0
 8004930:	431bde83 	.word	0x431bde83

08004934 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004938:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800493a:	f013 030c 	ands.w	r3, r3, #12
 800493e:	d10d      	bne.n	800495c <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 800494a:	2bb0      	cmp	r3, #176	@ 0xb0
 800494c:	d804      	bhi.n	8004958 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800494e:	091b      	lsrs	r3, r3, #4
 8004950:	4a25      	ldr	r2, [pc, #148]	@ (80049e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004952:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004956:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8004958:	23b0      	movs	r3, #176	@ 0xb0
 800495a:	e7f8      	b.n	800494e <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800495c:	2b04      	cmp	r3, #4
 800495e:	d03e      	beq.n	80049de <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004960:	2b08      	cmp	r3, #8
 8004962:	d010      	beq.n	8004986 <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800496e:	2b02      	cmp	r3, #2
 8004970:	d031      	beq.n	80049d6 <HAL_RCC_GetSysClockFreq+0xa2>
 8004972:	2b03      	cmp	r3, #3
 8004974:	d10f      	bne.n	8004996 <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004980:	d12b      	bne.n	80049da <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 8004982:	481a      	ldr	r0, [pc, #104]	@ (80049ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004984:	e012      	b.n	80049ac <HAL_RCC_GetSysClockFreq+0x78>
 8004986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004990:	d027      	beq.n	80049e2 <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 8004992:	4817      	ldr	r0, [pc, #92]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004994:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004996:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80049a0:	2bb0      	cmp	r3, #176	@ 0xb0
 80049a2:	d816      	bhi.n	80049d2 <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	4a10      	ldr	r2, [pc, #64]	@ (80049e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80049a8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80049ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049b0:	68d3      	ldr	r3, [r2, #12]
 80049b2:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80049b6:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80049ba:	68d3      	ldr	r3, [r2, #12]
 80049bc:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80049c0:	3301      	adds	r3, #1
 80049c2:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80049c6:	68d3      	ldr	r3, [r2, #12]
 80049c8:	0f5b      	lsrs	r3, r3, #29
 80049ca:	3301      	adds	r3, #1
 80049cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80049d0:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 80049d2:	23b0      	movs	r3, #176	@ 0xb0
 80049d4:	e7e6      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 80049d6:	4806      	ldr	r0, [pc, #24]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049d8:	e7e8      	b.n	80049ac <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 80049da:	4805      	ldr	r0, [pc, #20]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049dc:	e7e6      	b.n	80049ac <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 80049de:	4804      	ldr	r0, [pc, #16]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049e0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80049e2:	4802      	ldr	r0, [pc, #8]	@ (80049ec <HAL_RCC_GetSysClockFreq+0xb8>)
}
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	08009550 	.word	0x08009550
 80049ec:	01e84800 	.word	0x01e84800
 80049f0:	00f42400 	.word	0x00f42400

080049f4 <HAL_RCC_GetHCLKFreq>:
{
 80049f4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80049f6:	f7ff ff9d 	bl	8004934 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80049fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004a04:	4a02      	ldr	r2, [pc, #8]	@ (8004a10 <HAL_RCC_GetHCLKFreq+0x1c>)
 8004a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004a0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8004a0e:	bd08      	pop	{r3, pc}
 8004a10:	080095b0 	.word	0x080095b0

08004a14 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004a14:	2800      	cmp	r0, #0
 8004a16:	f000 8372 	beq.w	80050fe <HAL_RCC_OscConfig+0x6ea>
{
 8004a1a:	b538      	push	{r3, r4, r5, lr}
 8004a1c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a1e:	6803      	ldr	r3, [r0, #0]
 8004a20:	f013 0f20 	tst.w	r3, #32
 8004a24:	d02d      	beq.n	8004a82 <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004a26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a2a:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004a2c:	68d2      	ldr	r2, [r2, #12]
 8004a2e:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004a32:	f013 030c 	ands.w	r3, r3, #12
 8004a36:	d058      	beq.n	8004aea <HAL_RCC_OscConfig+0xd6>
 8004a38:	2b0c      	cmp	r3, #12
 8004a3a:	d054      	beq.n	8004ae6 <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a3c:	69e3      	ldr	r3, [r4, #28]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f000 80a0 	beq.w	8004b84 <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004a44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a48:	6813      	ldr	r3, [r2, #0]
 8004a4a:	f043 0301 	orr.w	r3, r3, #1
 8004a4e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004a50:	f7fd ff28 	bl	80028a4 <HAL_GetTick>
 8004a54:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004a56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f013 0f02 	tst.w	r3, #2
 8004a60:	f000 8088 	beq.w	8004b74 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a64:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004a66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a6a:	6811      	ldr	r1, [r2, #0]
 8004a6c:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a74:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004a76:	6853      	ldr	r3, [r2, #4]
 8004a78:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a7c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004a80:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	f013 0f01 	tst.w	r3, #1
 8004a88:	f000 809a 	beq.w	8004bc0 <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004a8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004a90:	6893      	ldr	r3, [r2, #8]
 8004a92:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004a96:	68d2      	ldr	r2, [r2, #12]
 8004a98:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	f000 808b 	beq.w	8004bb8 <HAL_RCC_OscConfig+0x1a4>
 8004aa2:	2b0c      	cmp	r3, #12
 8004aa4:	f000 8085 	beq.w	8004bb2 <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aa8:	6863      	ldr	r3, [r4, #4]
 8004aaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aae:	f000 80b0 	beq.w	8004c12 <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004ab2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ab6:	6813      	ldr	r3, [r2, #0]
 8004ab8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004abc:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004abe:	6863      	ldr	r3, [r4, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 80ad 	beq.w	8004c20 <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 8004ac6:	f7fd feed 	bl	80028a4 <HAL_GetTick>
 8004aca:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004ad6:	d173      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad8:	f7fd fee4 	bl	80028a4 <HAL_GetTick>
 8004adc:	1b40      	subs	r0, r0, r5
 8004ade:	2864      	cmp	r0, #100	@ 0x64
 8004ae0:	d9f4      	bls.n	8004acc <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8004ae2:	2003      	movs	r0, #3
 8004ae4:	e316      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8004ae6:	2a01      	cmp	r2, #1
 8004ae8:	d1a8      	bne.n	8004a3c <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004aea:	69e3      	ldr	r3, [r4, #28]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8308 	beq.w	8005102 <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004af2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004afe:	2bb0      	cmp	r3, #176	@ 0xb0
 8004b00:	d821      	bhi.n	8004b46 <HAL_RCC_OscConfig+0x132>
 8004b02:	4298      	cmp	r0, r3
 8004b04:	d921      	bls.n	8004b4a <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b06:	f7ff feef 	bl	80048e8 <RCC_SetFlashLatencyFromMSIRange>
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	f040 82fb 	bne.w	8005106 <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b10:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004b12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b16:	6811      	ldr	r1, [r2, #0]
 8004b18:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b20:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004b22:	6853      	ldr	r3, [r2, #4]
 8004b24:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b28:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004b2c:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004b2e:	f7ff ff61 	bl	80049f4 <HAL_RCC_GetHCLKFreq>
 8004b32:	4bbf      	ldr	r3, [pc, #764]	@ (8004e30 <HAL_RCC_OscConfig+0x41c>)
 8004b34:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004b36:	4bbf      	ldr	r3, [pc, #764]	@ (8004e34 <HAL_RCC_OscConfig+0x420>)
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	f7fd fe69 	bl	8002810 <HAL_InitTick>
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	d09f      	beq.n	8004a82 <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 8004b42:	2001      	movs	r0, #1
 8004b44:	e2e6      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8004b46:	23b0      	movs	r3, #176	@ 0xb0
 8004b48:	e7db      	b.n	8004b02 <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004b4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b4e:	6813      	ldr	r3, [r2, #0]
 8004b50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b54:	4318      	orrs	r0, r3
 8004b56:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b58:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004b5a:	6853      	ldr	r3, [r2, #4]
 8004b5c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b60:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004b64:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b66:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004b68:	f7ff febe 	bl	80048e8 <RCC_SetFlashLatencyFromMSIRange>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	d0de      	beq.n	8004b2e <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 8004b70:	2001      	movs	r0, #1
 8004b72:	e2cf      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b74:	f7fd fe96 	bl	80028a4 <HAL_GetTick>
 8004b78:	1b40      	subs	r0, r0, r5
 8004b7a:	2802      	cmp	r0, #2
 8004b7c:	f67f af6b 	bls.w	8004a56 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8004b80:	2003      	movs	r0, #3
 8004b82:	e2c7      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004b84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004b88:	6813      	ldr	r3, [r2, #0]
 8004b8a:	f023 0301 	bic.w	r3, r3, #1
 8004b8e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004b90:	f7fd fe88 	bl	80028a4 <HAL_GetTick>
 8004b94:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004b96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f013 0f02 	tst.w	r3, #2
 8004ba0:	f43f af6f 	beq.w	8004a82 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ba4:	f7fd fe7e 	bl	80028a4 <HAL_GetTick>
 8004ba8:	1b40      	subs	r0, r0, r5
 8004baa:	2802      	cmp	r0, #2
 8004bac:	d9f3      	bls.n	8004b96 <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 8004bae:	2003      	movs	r0, #3
 8004bb0:	e2b0      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8004bb2:	2a03      	cmp	r2, #3
 8004bb4:	f47f af78 	bne.w	8004aa8 <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004bb8:	6863      	ldr	r3, [r4, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 82a5 	beq.w	800510a <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	f013 0f02 	tst.w	r3, #2
 8004bc6:	d054      	beq.n	8004c72 <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004bc8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bcc:	6893      	ldr	r3, [r2, #8]
 8004bce:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004bd2:	68d2      	ldr	r2, [r2, #12]
 8004bd4:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004bd8:	2b04      	cmp	r3, #4
 8004bda:	d033      	beq.n	8004c44 <HAL_RCC_OscConfig+0x230>
 8004bdc:	2b0c      	cmp	r3, #12
 8004bde:	d02f      	beq.n	8004c40 <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004be0:	68e3      	ldr	r3, [r4, #12]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d071      	beq.n	8004cca <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004be6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bea:	6813      	ldr	r3, [r2, #0]
 8004bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bf0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004bf2:	f7fd fe57 	bl	80028a4 <HAL_GetTick>
 8004bf6:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004bf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8004c02:	d12d      	bne.n	8004c60 <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c04:	f7fd fe4e 	bl	80028a4 <HAL_GetTick>
 8004c08:	1b40      	subs	r0, r0, r5
 8004c0a:	2802      	cmp	r0, #2
 8004c0c:	d9f4      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 8004c0e:	2003      	movs	r0, #3
 8004c10:	e280      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004c12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c16:	6813      	ldr	r3, [r2, #0]
 8004c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c1c:	6013      	str	r3, [r2, #0]
}
 8004c1e:	e74e      	b.n	8004abe <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8004c20:	f7fd fe40 	bl	80028a4 <HAL_GetTick>
 8004c24:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004c26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004c30:	d0c6      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c32:	f7fd fe37 	bl	80028a4 <HAL_GetTick>
 8004c36:	1b40      	subs	r0, r0, r5
 8004c38:	2864      	cmp	r0, #100	@ 0x64
 8004c3a:	d9f4      	bls.n	8004c26 <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 8004c3c:	2003      	movs	r0, #3
 8004c3e:	e269      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004c40:	2a02      	cmp	r2, #2
 8004c42:	d1cd      	bne.n	8004be0 <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004c44:	68e3      	ldr	r3, [r4, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	f000 8261 	beq.w	800510e <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4c:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004c4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c52:	6853      	ldr	r3, [r2, #4]
 8004c54:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004c58:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004c5c:	6053      	str	r3, [r2, #4]
}
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c60:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004c62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c66:	6853      	ldr	r3, [r2, #4]
 8004c68:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004c6c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004c70:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004c72:	6823      	ldr	r3, [r4, #0]
 8004c74:	f013 0f18 	tst.w	r3, #24
 8004c78:	f000 80de 	beq.w	8004e38 <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c7c:	6962      	ldr	r2, [r4, #20]
 8004c7e:	2a00      	cmp	r2, #0
 8004c80:	f000 80a3 	beq.w	8004dca <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004c84:	f013 0f10 	tst.w	r3, #16
 8004c88:	d070      	beq.n	8004d6c <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004c8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c92:	f013 0f02 	tst.w	r3, #2
 8004c96:	d12e      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004c98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c9c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004ca0:	f043 0301 	orr.w	r3, r3, #1
 8004ca4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8004ca8:	f7fd fdfc 	bl	80028a4 <HAL_GetTick>
 8004cac:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004cae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cb6:	f013 0f02 	tst.w	r3, #2
 8004cba:	d11c      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004cbc:	f7fd fdf2 	bl	80028a4 <HAL_GetTick>
 8004cc0:	1b40      	subs	r0, r0, r5
 8004cc2:	2802      	cmp	r0, #2
 8004cc4:	d9f3      	bls.n	8004cae <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 8004cc6:	2003      	movs	r0, #3
 8004cc8:	e224      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004cca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004cce:	6813      	ldr	r3, [r2, #0]
 8004cd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cd4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004cd6:	f7fd fde5 	bl	80028a4 <HAL_GetTick>
 8004cda:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004cdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8004ce6:	d0c4      	beq.n	8004c72 <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ce8:	f7fd fddc 	bl	80028a4 <HAL_GetTick>
 8004cec:	1b40      	subs	r0, r0, r5
 8004cee:	2802      	cmp	r0, #2
 8004cf0:	d9f4      	bls.n	8004cdc <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 8004cf2:	2003      	movs	r0, #3
 8004cf4:	e20e      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004cf6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004cfa:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004cfe:	f043 0304 	orr.w	r3, r3, #4
 8004d02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8004d06:	f7fd fdcd 	bl	80028a4 <HAL_GetTick>
 8004d0a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d14:	f013 0f08 	tst.w	r3, #8
 8004d18:	d106      	bne.n	8004d28 <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004d1a:	f7fd fdc3 	bl	80028a4 <HAL_GetTick>
 8004d1e:	1b40      	subs	r0, r0, r5
 8004d20:	2803      	cmp	r0, #3
 8004d22:	d9f3      	bls.n	8004d0c <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8004d24:	2003      	movs	r0, #3
 8004d26:	e1f5      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004d28:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004d2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d2e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004d32:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004d36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004d3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004d3e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004d42:	f023 0301 	bic.w	r3, r3, #1
 8004d46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8004d4a:	f7fd fdab 	bl	80028a4 <HAL_GetTick>
 8004d4e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004d50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d58:	f013 0f02 	tst.w	r3, #2
 8004d5c:	d06c      	beq.n	8004e38 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004d5e:	f7fd fda1 	bl	80028a4 <HAL_GetTick>
 8004d62:	1b40      	subs	r0, r0, r5
 8004d64:	2802      	cmp	r0, #2
 8004d66:	d9f3      	bls.n	8004d50 <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 8004d68:	2003      	movs	r0, #3
 8004d6a:	e1d3      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004d6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d70:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004d74:	f043 0301 	orr.w	r3, r3, #1
 8004d78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8004d7c:	f7fd fd92 	bl	80028a4 <HAL_GetTick>
 8004d80:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d8a:	f013 0f02 	tst.w	r3, #2
 8004d8e:	d106      	bne.n	8004d9e <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004d90:	f7fd fd88 	bl	80028a4 <HAL_GetTick>
 8004d94:	1b40      	subs	r0, r0, r5
 8004d96:	2802      	cmp	r0, #2
 8004d98:	d9f3      	bls.n	8004d82 <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 8004d9a:	2003      	movs	r0, #3
 8004d9c:	e1ba      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004d9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004da2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004da6:	f023 0304 	bic.w	r3, r3, #4
 8004daa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004dae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004db2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004db6:	f013 0f08 	tst.w	r3, #8
 8004dba:	d03d      	beq.n	8004e38 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004dbc:	f7fd fd72 	bl	80028a4 <HAL_GetTick>
 8004dc0:	1b40      	subs	r0, r0, r5
 8004dc2:	2803      	cmp	r0, #3
 8004dc4:	d9f3      	bls.n	8004dae <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8004dc6:	2003      	movs	r0, #3
 8004dc8:	e1a4      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004dca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004dce:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004dd2:	f023 0304 	bic.w	r3, r3, #4
 8004dd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004dda:	f7fd fd63 	bl	80028a4 <HAL_GetTick>
 8004dde:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004de0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004de8:	f013 0f08 	tst.w	r3, #8
 8004dec:	d118      	bne.n	8004e20 <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004dee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004df2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8004df6:	f023 0301 	bic.w	r3, r3, #1
 8004dfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004dfe:	f7fd fd51 	bl	80028a4 <HAL_GetTick>
 8004e02:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004e04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e0c:	f013 0f02 	tst.w	r3, #2
 8004e10:	d012      	beq.n	8004e38 <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004e12:	f7fd fd47 	bl	80028a4 <HAL_GetTick>
 8004e16:	1b40      	subs	r0, r0, r5
 8004e18:	2802      	cmp	r0, #2
 8004e1a:	d9f3      	bls.n	8004e04 <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 8004e1c:	2003      	movs	r0, #3
 8004e1e:	e179      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004e20:	f7fd fd40 	bl	80028a4 <HAL_GetTick>
 8004e24:	1b40      	subs	r0, r0, r5
 8004e26:	2803      	cmp	r0, #3
 8004e28:	d9da      	bls.n	8004de0 <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 8004e2a:	2003      	movs	r0, #3
 8004e2c:	e172      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
 8004e2e:	bf00      	nop
 8004e30:	20000028 	.word	0x20000028
 8004e34:	20000024 	.word	0x20000024
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	f013 0f04 	tst.w	r3, #4
 8004e3e:	d068      	beq.n	8004f12 <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e40:	4bb7      	ldr	r3, [pc, #732]	@ (8005120 <HAL_RCC_OscConfig+0x70c>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004e48:	d027      	beq.n	8004e9a <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e4a:	68a3      	ldr	r3, [r4, #8]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d035      	beq.n	8004ebc <HAL_RCC_OscConfig+0x4a8>
 8004e50:	2b05      	cmp	r3, #5
 8004e52:	d03c      	beq.n	8004ece <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e58:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004e5c:	f022 0201 	bic.w	r2, r2, #1
 8004e60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004e64:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004e68:	f022 0204 	bic.w	r2, r2, #4
 8004e6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e70:	68a3      	ldr	r3, [r4, #8]
 8004e72:	b3db      	cbz	r3, 8004eec <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 8004e74:	f7fd fd16 	bl	80028a4 <HAL_GetTick>
 8004e78:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	f013 0f02 	tst.w	r3, #2
 8004e86:	d144      	bne.n	8004f12 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e88:	f7fd fd0c 	bl	80028a4 <HAL_GetTick>
 8004e8c:	1b40      	subs	r0, r0, r5
 8004e8e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004e92:	4298      	cmp	r0, r3
 8004e94:	d9f1      	bls.n	8004e7a <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8004e96:	2003      	movs	r0, #3
 8004e98:	e13c      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 8004e9a:	f7ff fcad 	bl	80047f8 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8004e9e:	f7fd fd01 	bl	80028a4 <HAL_GetTick>
 8004ea2:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ea4:	4b9e      	ldr	r3, [pc, #632]	@ (8005120 <HAL_RCC_OscConfig+0x70c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004eac:	d1cd      	bne.n	8004e4a <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eae:	f7fd fcf9 	bl	80028a4 <HAL_GetTick>
 8004eb2:	1b40      	subs	r0, r0, r5
 8004eb4:	2802      	cmp	r0, #2
 8004eb6:	d9f5      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8004eb8:	2003      	movs	r0, #3
 8004eba:	e12b      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004ebc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ec0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004ecc:	e7d0      	b.n	8004e70 <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004ece:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ed2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004ed6:	f042 0204 	orr.w	r2, r2, #4
 8004eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004ede:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004ee2:	f042 0201 	orr.w	r2, r2, #1
 8004ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8004eea:	e7c1      	b.n	8004e70 <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 8004eec:	f7fd fcda 	bl	80028a4 <HAL_GetTick>
 8004ef0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efa:	f013 0f02 	tst.w	r3, #2
 8004efe:	d008      	beq.n	8004f12 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f00:	f7fd fcd0 	bl	80028a4 <HAL_GetTick>
 8004f04:	1b40      	subs	r0, r0, r5
 8004f06:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004f0a:	4298      	cmp	r0, r3
 8004f0c:	d9f1      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 8004f0e:	2003      	movs	r0, #3
 8004f10:	e100      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004f18:	d033      	beq.n	8004f82 <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f1a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004f1c:	b1c3      	cbz	r3, 8004f50 <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004f1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f22:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8004f26:	f043 0301 	orr.w	r3, r3, #1
 8004f2a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004f2e:	f7fd fcb9 	bl	80028a4 <HAL_GetTick>
 8004f32:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f3c:	f013 0f02 	tst.w	r3, #2
 8004f40:	d11f      	bne.n	8004f82 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f42:	f7fd fcaf 	bl	80028a4 <HAL_GetTick>
 8004f46:	1b40      	subs	r0, r0, r5
 8004f48:	2802      	cmp	r0, #2
 8004f4a:	d9f3      	bls.n	8004f34 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 8004f4c:	2003      	movs	r0, #3
 8004f4e:	e0e1      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004f50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f54:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8004f58:	f023 0301 	bic.w	r3, r3, #1
 8004f5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004f60:	f7fd fca0 	bl	80028a4 <HAL_GetTick>
 8004f64:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004f66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f6e:	f013 0f02 	tst.w	r3, #2
 8004f72:	d006      	beq.n	8004f82 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f74:	f7fd fc96 	bl	80028a4 <HAL_GetTick>
 8004f78:	1b40      	subs	r0, r0, r5
 8004f7a:	2802      	cmp	r0, #2
 8004f7c:	d9f3      	bls.n	8004f66 <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 8004f7e:	2003      	movs	r0, #3
 8004f80:	e0c8      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f82:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f000 80c4 	beq.w	8005112 <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f8e:	6891      	ldr	r1, [r2, #8]
 8004f90:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8004f94:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d019      	beq.n	8004fce <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f9a:	290c      	cmp	r1, #12
 8004f9c:	f000 80bd 	beq.w	800511a <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004fa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fa4:	6813      	ldr	r3, [r2, #0]
 8004fa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004faa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004fac:	f7fd fc7a 	bl	80028a4 <HAL_GetTick>
 8004fb0:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004fbc:	f000 8097 	beq.w	80050ee <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc0:	f7fd fc70 	bl	80028a4 <HAL_GetTick>
 8004fc4:	1b00      	subs	r0, r0, r4
 8004fc6:	2802      	cmp	r0, #2
 8004fc8:	d9f3      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 8004fca:	2003      	movs	r0, #3
 8004fcc:	e0a2      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fce:	f002 0303 	and.w	r3, r2, #3
 8004fd2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8004fd4:	4283      	cmp	r3, r0
 8004fd6:	d00a      	beq.n	8004fee <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fd8:	290c      	cmp	r1, #12
 8004fda:	f000 809c 	beq.w	8005116 <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8004fe8:	d022      	beq.n	8005030 <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 8004fea:	2001      	movs	r0, #1
 8004fec:	e092      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fee:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 8004ff2:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ff4:	4283      	cmp	r3, r0
 8004ff6:	d1ef      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004ff8:	f3c2 2306 	ubfx	r3, r2, #8, #7
 8004ffc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ffe:	4283      	cmp	r3, r0
 8005000:	d1ea      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005002:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 8005006:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005008:	4283      	cmp	r3, r0
 800500a:	d1e5      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800500c:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 8005010:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005012:	4283      	cmp	r3, r0
 8005014:	d1e0      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005016:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 800501a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800501c:	429a      	cmp	r2, r3
 800501e:	d1db      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005020:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800502a:	d044      	beq.n	80050b6 <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 800502c:	2000      	movs	r0, #0
 800502e:	e071      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
 8005030:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005034:	6813      	ldr	r3, [r2, #0]
 8005036:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800503a:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 800503c:	f7fd fc32 	bl	80028a4 <HAL_GetTick>
 8005040:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005042:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800504c:	d006      	beq.n	800505c <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800504e:	f7fd fc29 	bl	80028a4 <HAL_GetTick>
 8005052:	1b40      	subs	r0, r0, r5
 8005054:	2802      	cmp	r0, #2
 8005056:	d9f4      	bls.n	8005042 <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 8005058:	2003      	movs	r0, #3
 800505a:	e05b      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800505c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005060:	68d3      	ldr	r3, [r2, #12]
 8005062:	4930      	ldr	r1, [pc, #192]	@ (8005124 <HAL_RCC_OscConfig+0x710>)
 8005064:	4019      	ands	r1, r3
 8005066:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005068:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800506a:	4303      	orrs	r3, r0
 800506c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800506e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005072:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005074:	4303      	orrs	r3, r0
 8005076:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005078:	4303      	orrs	r3, r0
 800507a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800507c:	4303      	orrs	r3, r0
 800507e:	4319      	orrs	r1, r3
 8005080:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005082:	6813      	ldr	r3, [r2, #0]
 8005084:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005088:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800508a:	68d3      	ldr	r3, [r2, #12]
 800508c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005090:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8005092:	f7fd fc07 	bl	80028a4 <HAL_GetTick>
 8005096:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80050a2:	d106      	bne.n	80050b2 <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a4:	f7fd fbfe 	bl	80028a4 <HAL_GetTick>
 80050a8:	1b00      	subs	r0, r0, r4
 80050aa:	2802      	cmp	r0, #2
 80050ac:	d9f4      	bls.n	8005098 <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 80050ae:	2003      	movs	r0, #3
 80050b0:	e030      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80050b2:	2000      	movs	r0, #0
 80050b4:	e02e      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
 80050b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80050c0:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80050c8:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 80050ca:	f7fd fbeb 	bl	80028a4 <HAL_GetTick>
 80050ce:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80050da:	d106      	bne.n	80050ea <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050dc:	f7fd fbe2 	bl	80028a4 <HAL_GetTick>
 80050e0:	1b03      	subs	r3, r0, r4
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d9f4      	bls.n	80050d0 <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 80050e6:	2003      	movs	r0, #3
 80050e8:	e014      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80050ea:	2000      	movs	r0, #0
 80050ec:	e012      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80050ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050f2:	68d1      	ldr	r1, [r2, #12]
 80050f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005128 <HAL_RCC_OscConfig+0x714>)
 80050f6:	400b      	ands	r3, r1
 80050f8:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80050fa:	2000      	movs	r0, #0
 80050fc:	e00a      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 80050fe:	2001      	movs	r0, #1
}
 8005100:	4770      	bx	lr
        return HAL_ERROR;
 8005102:	2001      	movs	r0, #1
 8005104:	e006      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 8005106:	2001      	movs	r0, #1
 8005108:	e004      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800510a:	2001      	movs	r0, #1
 800510c:	e002      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800510e:	2001      	movs	r0, #1
 8005110:	e000      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8005112:	2000      	movs	r0, #0
}
 8005114:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 8005116:	2001      	movs	r0, #1
 8005118:	e7fc      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800511a:	2001      	movs	r0, #1
 800511c:	e7fa      	b.n	8005114 <HAL_RCC_OscConfig+0x700>
 800511e:	bf00      	nop
 8005120:	58000400 	.word	0x58000400
 8005124:	11c1808c 	.word	0x11c1808c
 8005128:	eefefffc 	.word	0xeefefffc

0800512c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800512c:	2800      	cmp	r0, #0
 800512e:	f000 8127 	beq.w	8005380 <HAL_RCC_ClockConfig+0x254>
{
 8005132:	b570      	push	{r4, r5, r6, lr}
 8005134:	460c      	mov	r4, r1
 8005136:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005138:	4b93      	ldr	r3, [pc, #588]	@ (8005388 <HAL_RCC_ClockConfig+0x25c>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0307 	and.w	r3, r3, #7
 8005140:	428b      	cmp	r3, r1
 8005142:	d32d      	bcc.n	80051a0 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005144:	682b      	ldr	r3, [r5, #0]
 8005146:	f013 0f02 	tst.w	r3, #2
 800514a:	d13f      	bne.n	80051cc <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800514c:	682b      	ldr	r3, [r5, #0]
 800514e:	f013 0f20 	tst.w	r3, #32
 8005152:	d153      	bne.n	80051fc <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005154:	682b      	ldr	r3, [r5, #0]
 8005156:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800515a:	d16a      	bne.n	8005232 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	f013 0f04 	tst.w	r3, #4
 8005162:	f040 8083 	bne.w	800526c <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005166:	682b      	ldr	r3, [r5, #0]
 8005168:	f013 0f08 	tst.w	r3, #8
 800516c:	f040 8097 	bne.w	800529e <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005170:	682b      	ldr	r3, [r5, #0]
 8005172:	f013 0f01 	tst.w	r3, #1
 8005176:	f000 80de 	beq.w	8005336 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800517a:	686b      	ldr	r3, [r5, #4]
 800517c:	2b02      	cmp	r3, #2
 800517e:	f000 80a8 	beq.w	80052d2 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005182:	2b03      	cmp	r3, #3
 8005184:	f000 80ad 	beq.w	80052e2 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005188:	2b00      	cmp	r3, #0
 800518a:	f040 80b2 	bne.w	80052f2 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800518e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005192:	6812      	ldr	r2, [r2, #0]
 8005194:	f012 0f02 	tst.w	r2, #2
 8005198:	f040 80b1 	bne.w	80052fe <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800519c:	2001      	movs	r0, #1
 800519e:	e0ee      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a0:	4a79      	ldr	r2, [pc, #484]	@ (8005388 <HAL_RCC_ClockConfig+0x25c>)
 80051a2:	6813      	ldr	r3, [r2, #0]
 80051a4:	f023 0307 	bic.w	r3, r3, #7
 80051a8:	430b      	orrs	r3, r1
 80051aa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80051ac:	f7fd fb7a 	bl	80028a4 <HAL_GetTick>
 80051b0:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051b2:	4b75      	ldr	r3, [pc, #468]	@ (8005388 <HAL_RCC_ClockConfig+0x25c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	42a3      	cmp	r3, r4
 80051bc:	d0c2      	beq.n	8005144 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80051be:	f7fd fb71 	bl	80028a4 <HAL_GetTick>
 80051c2:	1b80      	subs	r0, r0, r6
 80051c4:	2802      	cmp	r0, #2
 80051c6:	d9f4      	bls.n	80051b2 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 80051c8:	2003      	movs	r0, #3
 80051ca:	e0d8      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80051cc:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80051ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051d2:	688a      	ldr	r2, [r1, #8]
 80051d4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80051d8:	4313      	orrs	r3, r2
 80051da:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80051dc:	f7fd fb62 	bl	80028a4 <HAL_GetTick>
 80051e0:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80051e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80051ec:	d1ae      	bne.n	800514c <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80051ee:	f7fd fb59 	bl	80028a4 <HAL_GetTick>
 80051f2:	1b80      	subs	r0, r0, r6
 80051f4:	2802      	cmp	r0, #2
 80051f6:	d9f4      	bls.n	80051e2 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 80051f8:	2003      	movs	r0, #3
 80051fa:	e0c0      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80051fc:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80051fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005202:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 8005206:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8005210:	f7fd fb48 	bl	80028a4 <HAL_GetTick>
 8005214:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8005216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800521a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800521e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005222:	d197      	bne.n	8005154 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005224:	f7fd fb3e 	bl	80028a4 <HAL_GetTick>
 8005228:	1b80      	subs	r0, r0, r6
 800522a:	2802      	cmp	r0, #2
 800522c:	d9f3      	bls.n	8005216 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 800522e:	2003      	movs	r0, #3
 8005230:	e0a5      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005232:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005234:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005238:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 800523c:	f023 030f 	bic.w	r3, r3, #15
 8005240:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8005244:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8005248:	f7fd fb2c 	bl	80028a4 <HAL_GetTick>
 800524c:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800524e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005252:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005256:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800525a:	f47f af7f 	bne.w	800515c <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800525e:	f7fd fb21 	bl	80028a4 <HAL_GetTick>
 8005262:	1b80      	subs	r0, r0, r6
 8005264:	2802      	cmp	r0, #2
 8005266:	d9f2      	bls.n	800524e <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8005268:	2003      	movs	r0, #3
 800526a:	e088      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800526c:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800526e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005272:	688a      	ldr	r2, [r1, #8]
 8005274:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005278:	4313      	orrs	r3, r2
 800527a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800527c:	f7fd fb12 	bl	80028a4 <HAL_GetTick>
 8005280:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005282:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800528c:	f47f af6b 	bne.w	8005166 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005290:	f7fd fb08 	bl	80028a4 <HAL_GetTick>
 8005294:	1b80      	subs	r0, r0, r6
 8005296:	2802      	cmp	r0, #2
 8005298:	d9f3      	bls.n	8005282 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 800529a:	2003      	movs	r0, #3
 800529c:	e06f      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800529e:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80052a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052a4:	6893      	ldr	r3, [r2, #8]
 80052a6:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80052aa:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80052ae:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80052b0:	f7fd faf8 	bl	80028a4 <HAL_GetTick>
 80052b4:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80052b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 80052c0:	f47f af56 	bne.w	8005170 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80052c4:	f7fd faee 	bl	80028a4 <HAL_GetTick>
 80052c8:	1b80      	subs	r0, r0, r6
 80052ca:	2802      	cmp	r0, #2
 80052cc:	d9f3      	bls.n	80052b6 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 80052ce:	2003      	movs	r0, #3
 80052d0:	e055      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80052d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052d6:	6812      	ldr	r2, [r2, #0]
 80052d8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80052dc:	d10f      	bne.n	80052fe <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80052de:	2001      	movs	r0, #1
 80052e0:	e04d      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80052e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052e6:	6812      	ldr	r2, [r2, #0]
 80052e8:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80052ec:	d107      	bne.n	80052fe <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80052ee:	2001      	movs	r0, #1
 80052f0:	e045      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80052f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052f6:	6812      	ldr	r2, [r2, #0]
 80052f8:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80052fc:	d042      	beq.n	8005384 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80052fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005302:	688a      	ldr	r2, [r1, #8]
 8005304:	f022 0203 	bic.w	r2, r2, #3
 8005308:	4313      	orrs	r3, r2
 800530a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800530c:	f7fd faca 	bl	80028a4 <HAL_GetTick>
 8005310:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800531c:	686a      	ldr	r2, [r5, #4]
 800531e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005322:	d008      	beq.n	8005336 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005324:	f7fd fabe 	bl	80028a4 <HAL_GetTick>
 8005328:	1b80      	subs	r0, r0, r6
 800532a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800532e:	4298      	cmp	r0, r3
 8005330:	d9ef      	bls.n	8005312 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8005332:	2003      	movs	r0, #3
 8005334:	e023      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005336:	4b14      	ldr	r3, [pc, #80]	@ (8005388 <HAL_RCC_ClockConfig+0x25c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	42a3      	cmp	r3, r4
 8005340:	d915      	bls.n	800536e <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005342:	4a11      	ldr	r2, [pc, #68]	@ (8005388 <HAL_RCC_ClockConfig+0x25c>)
 8005344:	6813      	ldr	r3, [r2, #0]
 8005346:	f023 0307 	bic.w	r3, r3, #7
 800534a:	4323      	orrs	r3, r4
 800534c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800534e:	f7fd faa9 	bl	80028a4 <HAL_GetTick>
 8005352:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005354:	4b0c      	ldr	r3, [pc, #48]	@ (8005388 <HAL_RCC_ClockConfig+0x25c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	42a3      	cmp	r3, r4
 800535e:	d006      	beq.n	800536e <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005360:	f7fd faa0 	bl	80028a4 <HAL_GetTick>
 8005364:	1b40      	subs	r0, r0, r5
 8005366:	2802      	cmp	r0, #2
 8005368:	d9f4      	bls.n	8005354 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 800536a:	2003      	movs	r0, #3
 800536c:	e007      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800536e:	f7ff fb41 	bl	80049f4 <HAL_RCC_GetHCLKFreq>
 8005372:	4b06      	ldr	r3, [pc, #24]	@ (800538c <HAL_RCC_ClockConfig+0x260>)
 8005374:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 8005376:	f7fd fa9b 	bl	80028b0 <HAL_GetTickPrio>
 800537a:	f7fd fa49 	bl	8002810 <HAL_InitTick>
}
 800537e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005380:	2001      	movs	r0, #1
}
 8005382:	4770      	bx	lr
        return HAL_ERROR;
 8005384:	2001      	movs	r0, #1
 8005386:	e7fa      	b.n	800537e <HAL_RCC_ClockConfig+0x252>
 8005388:	58004000 	.word	0x58004000
 800538c:	20000028 	.word	0x20000028

08005390 <HAL_RCC_GetPCLK1Freq>:
{
 8005390:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005392:	f7ff fb2f 	bl	80049f4 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005396:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80053a0:	4a03      	ldr	r2, [pc, #12]	@ (80053b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053a6:	f003 031f 	and.w	r3, r3, #31
}
 80053aa:	40d8      	lsrs	r0, r3
 80053ac:	bd08      	pop	{r3, pc}
 80053ae:	bf00      	nop
 80053b0:	08009590 	.word	0x08009590

080053b4 <HAL_RCC_GetPCLK2Freq>:
{
 80053b4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80053b6:	f7ff fb1d 	bl	80049f4 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80053ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80053c4:	4a03      	ldr	r2, [pc, #12]	@ (80053d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ca:	f003 031f 	and.w	r3, r3, #31
}
 80053ce:	40d8      	lsrs	r0, r3
 80053d0:	bd08      	pop	{r3, pc}
 80053d2:	bf00      	nop
 80053d4:	08009590 	.word	0x08009590

080053d8 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80053d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053dc:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80053e0:	0902      	lsrs	r2, r0, #4
 80053e2:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 80053e6:	ea23 0302 	bic.w	r3, r3, r2
 80053ea:	0100      	lsls	r0, r0, #4
 80053ec:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 80053f0:	4303      	orrs	r3, r0
 80053f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80053f6:	4770      	bx	lr

080053f8 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80053f8:	b570      	push	{r4, r5, r6, lr}
 80053fa:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80053fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005400:	6813      	ldr	r3, [r2, #0]
 8005402:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005406:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005408:	f7fd fa4c 	bl	80028a4 <HAL_GetTick>
 800540c:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800540e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8005418:	d006      	beq.n	8005428 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800541a:	f7fd fa43 	bl	80028a4 <HAL_GetTick>
 800541e:	1b00      	subs	r0, r0, r4
 8005420:	2802      	cmp	r0, #2
 8005422:	d9f4      	bls.n	800540e <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 8005424:	2403      	movs	r4, #3
 8005426:	e000      	b.n	800542a <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8005428:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 800542a:	b10c      	cbz	r4, 8005430 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 800542c:	4620      	mov	r0, r4
 800542e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800543a:	6829      	ldr	r1, [r5, #0]
 800543c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005440:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 8005448:	6869      	ldr	r1, [r5, #4]
 800544a:	430a      	orrs	r2, r1
 800544c:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005454:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8005456:	f7fd fa25 	bl	80028a4 <HAL_GetTick>
 800545a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800545c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8005466:	d105      	bne.n	8005474 <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005468:	f7fd fa1c 	bl	80028a4 <HAL_GetTick>
 800546c:	1b80      	subs	r0, r0, r6
 800546e:	2802      	cmp	r0, #2
 8005470:	d9f4      	bls.n	800545c <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 8005472:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8005474:	2c00      	cmp	r4, #0
 8005476:	d1d9      	bne.n	800542c <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005478:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800547c:	6913      	ldr	r3, [r2, #16]
 800547e:	6929      	ldr	r1, [r5, #16]
 8005480:	430b      	orrs	r3, r1
 8005482:	6113      	str	r3, [r2, #16]
 8005484:	e7d2      	b.n	800542c <RCCEx_PLLSAI1_ConfigNP+0x34>

08005486 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005486:	b570      	push	{r4, r5, r6, lr}
 8005488:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800548a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800548e:	6813      	ldr	r3, [r2, #0]
 8005490:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005494:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005496:	f7fd fa05 	bl	80028a4 <HAL_GetTick>
 800549a:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800549c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80054a6:	d006      	beq.n	80054b6 <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054a8:	f7fd f9fc 	bl	80028a4 <HAL_GetTick>
 80054ac:	1b00      	subs	r0, r0, r4
 80054ae:	2802      	cmp	r0, #2
 80054b0:	d9f4      	bls.n	800549c <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 80054b2:	2403      	movs	r4, #3
 80054b4:	e000      	b.n	80054b8 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80054b6:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80054b8:	b10c      	cbz	r4, 80054be <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80054ba:	4620      	mov	r0, r4
 80054bc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80054be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054c2:	691a      	ldr	r2, [r3, #16]
 80054c4:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80054c8:	6829      	ldr	r1, [r5, #0]
 80054ca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80054ce:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80054d0:	691a      	ldr	r2, [r3, #16]
 80054d2:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 80054d6:	68a9      	ldr	r1, [r5, #8]
 80054d8:	430a      	orrs	r2, r1
 80054da:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80054e2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80054e4:	f7fd f9de 	bl	80028a4 <HAL_GetTick>
 80054e8:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80054ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80054f4:	d105      	bne.n	8005502 <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054f6:	f7fd f9d5 	bl	80028a4 <HAL_GetTick>
 80054fa:	1b80      	subs	r0, r0, r6
 80054fc:	2802      	cmp	r0, #2
 80054fe:	d9f4      	bls.n	80054ea <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 8005500:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8005502:	2c00      	cmp	r4, #0
 8005504:	d1d9      	bne.n	80054ba <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005506:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800550a:	6913      	ldr	r3, [r2, #16]
 800550c:	6929      	ldr	r1, [r5, #16]
 800550e:	430b      	orrs	r3, r1
 8005510:	6113      	str	r3, [r2, #16]
 8005512:	e7d2      	b.n	80054ba <RCCEx_PLLSAI1_ConfigNQ+0x34>

08005514 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005514:	b570      	push	{r4, r5, r6, lr}
 8005516:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005518:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800551c:	6813      	ldr	r3, [r2, #0]
 800551e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005522:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005524:	f7fd f9be 	bl	80028a4 <HAL_GetTick>
 8005528:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800552a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8005534:	d006      	beq.n	8005544 <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005536:	f7fd f9b5 	bl	80028a4 <HAL_GetTick>
 800553a:	1b00      	subs	r0, r0, r4
 800553c:	2802      	cmp	r0, #2
 800553e:	d9f4      	bls.n	800552a <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8005540:	2403      	movs	r4, #3
 8005542:	e000      	b.n	8005546 <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8005544:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8005546:	b10c      	cbz	r4, 800554c <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8005548:	4620      	mov	r0, r4
 800554a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800554c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005550:	691a      	ldr	r2, [r3, #16]
 8005552:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8005556:	6829      	ldr	r1, [r5, #0]
 8005558:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800555c:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800555e:	691a      	ldr	r2, [r3, #16]
 8005560:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 8005564:	68e9      	ldr	r1, [r5, #12]
 8005566:	430a      	orrs	r2, r1
 8005568:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005570:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8005572:	f7fd f997 	bl	80028a4 <HAL_GetTick>
 8005576:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8005578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8005582:	d105      	bne.n	8005590 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005584:	f7fd f98e 	bl	80028a4 <HAL_GetTick>
 8005588:	1b80      	subs	r0, r0, r6
 800558a:	2802      	cmp	r0, #2
 800558c:	d9f4      	bls.n	8005578 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 800558e:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8005590:	2c00      	cmp	r4, #0
 8005592:	d1d9      	bne.n	8005548 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005594:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005598:	6913      	ldr	r3, [r2, #16]
 800559a:	6929      	ldr	r1, [r5, #16]
 800559c:	430b      	orrs	r3, r1
 800559e:	6113      	str	r3, [r2, #16]
 80055a0:	e7d2      	b.n	8005548 <RCCEx_PLLSAI1_ConfigNR+0x34>

080055a2 <HAL_RCCEx_PeriphCLKConfig>:
{
 80055a2:	b570      	push	{r4, r5, r6, lr}
 80055a4:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055a6:	6803      	ldr	r3, [r0, #0]
 80055a8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80055ac:	d02f      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 80055ae:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80055b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055b4:	d014      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80055b6:	d80a      	bhi.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x2c>
 80055b8:	b933      	cbnz	r3, 80055c8 <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80055ba:	3004      	adds	r0, #4
 80055bc:	f7ff ff1c 	bl	80053f8 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 80055c0:	4606      	mov	r6, r0
 80055c2:	b1a0      	cbz	r0, 80055ee <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 80055c4:	4605      	mov	r5, r0
 80055c6:	e024      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 80055c8:	2501      	movs	r5, #1
 80055ca:	462e      	mov	r6, r5
 80055cc:	e021      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80055ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055d2:	d018      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80055d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055d8:	d017      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x68>
 80055da:	2501      	movs	r5, #1
 80055dc:	462e      	mov	r6, r5
 80055de:	e018      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80055e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80055e4:	68d3      	ldr	r3, [r2, #12]
 80055e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ea:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80055ec:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80055f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80055f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055f8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 80055fc:	4313      	orrs	r3, r2
 80055fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005602:	2500      	movs	r5, #0
}
 8005604:	e005      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8005606:	2600      	movs	r6, #0
 8005608:	e7f1      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x4c>
 800560a:	2600      	movs	r6, #0
 800560c:	e7ef      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800560e:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005610:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8005618:	d00a      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800561a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800561e:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 8005622:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005626:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005628:	42ab      	cmp	r3, r5
 800562a:	f040 80b7 	bne.w	800579c <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 800562e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	f013 0f01 	tst.w	r3, #1
 8005636:	d009      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005638:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800563a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800563e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005642:	f022 0203 	bic.w	r2, r2, #3
 8005646:	4313      	orrs	r3, r2
 8005648:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	f013 0f02 	tst.w	r3, #2
 8005652:	d009      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005654:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005656:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800565a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800565e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005662:	4313      	orrs	r3, r2
 8005664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	f013 0f10 	tst.w	r3, #16
 800566e:	d00c      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005670:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005672:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005676:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800567a:	0c08      	lsrs	r0, r1, #16
 800567c:	0400      	lsls	r0, r0, #16
 800567e:	ea23 0300 	bic.w	r3, r3, r0
 8005682:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005686:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	f013 0f20 	tst.w	r3, #32
 8005690:	d00c      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005692:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005694:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005698:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800569c:	0c08      	lsrs	r0, r1, #16
 800569e:	0400      	lsls	r0, r0, #16
 80056a0:	ea23 0300 	bic.w	r3, r3, r0
 80056a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80056a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	f013 0f04 	tst.w	r3, #4
 80056b2:	f040 80b4 	bne.w	800581e <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	f013 0f08 	tst.w	r3, #8
 80056bc:	f040 80b3 	bne.w	8005826 <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80056c6:	d013      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80056ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80056ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056d2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80056dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056e2:	f000 80a4 	beq.w	800582e <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80056e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056ec:	f000 80a4 	beq.w	8005838 <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056f0:	6823      	ldr	r3, [r4, #0]
 80056f2:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80056f6:	d017      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056f8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80056fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056fe:	d005      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005700:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005704:	d002      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005706:	2b00      	cmp	r3, #0
 8005708:	f040 809e 	bne.w	8005848 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800570c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005710:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005714:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8005718:	4313      	orrs	r3, r2
 800571a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800571e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005720:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005724:	f000 80a2 	beq.w	800586c <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800572e:	d013      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005730:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005732:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005736:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800573a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800573e:	4313      	orrs	r3, r2
 8005740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005744:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005746:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800574a:	f000 8096 	beq.w	800587a <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800574e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005750:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005754:	f000 8096 	beq.w	8005884 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800575e:	d009      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005760:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005762:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005766:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 800576a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800576e:	4313      	orrs	r3, r2
 8005770:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8005774:	6823      	ldr	r3, [r4, #0]
 8005776:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800577a:	d00d      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800577c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800577e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005782:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005784:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005788:	430a      	orrs	r2, r1
 800578a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800578c:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800578e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005790:	f021 0103 	bic.w	r1, r1, #3
 8005794:	430a      	orrs	r2, r1
 8005796:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8005798:	4628      	mov	r0, r5
 800579a:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 800579c:	f7ff f82c 	bl	80047f8 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80057a0:	b95d      	cbnz	r5, 80057ba <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80057a2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80057a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80057a8:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80057ac:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80057b0:	4313      	orrs	r3, r2
 80057b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80057b6:	4635      	mov	r5, r6
 80057b8:	e73a      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80057ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057be:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80057c2:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 80057c6:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80057ca:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80057ce:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 80057d2:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80057d6:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80057da:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80057de:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80057e0:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 80057e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80057e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ea:	f013 0f01 	tst.w	r3, #1
 80057ee:	d012      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 80057f0:	f7fd f858 	bl	80028a4 <HAL_GetTick>
 80057f4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80057f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057fe:	f013 0f02 	tst.w	r3, #2
 8005802:	d10a      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005804:	f7fd f84e 	bl	80028a4 <HAL_GetTick>
 8005808:	1b40      	subs	r0, r0, r5
 800580a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800580e:	4298      	cmp	r0, r3
 8005810:	d9f1      	bls.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 8005812:	2503      	movs	r5, #3
 8005814:	e70c      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8005816:	4635      	mov	r5, r6
 8005818:	e70a      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800581a:	4635      	mov	r5, r6
 800581c:	e708      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800581e:	6a20      	ldr	r0, [r4, #32]
 8005820:	f7ff fdda 	bl	80053d8 <LL_RCC_SetI2CClockSource>
 8005824:	e747      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005826:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005828:	f7ff fdd6 	bl	80053d8 <LL_RCC_SetI2CClockSource>
 800582c:	e748      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800582e:	68cb      	ldr	r3, [r1, #12]
 8005830:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005834:	60cb      	str	r3, [r1, #12]
 8005836:	e756      	b.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8005838:	1d20      	adds	r0, r4, #4
 800583a:	f7ff fe24 	bl	8005486 <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 800583e:	2800      	cmp	r0, #0
 8005840:	f43f af56 	beq.w	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 8005844:	4605      	mov	r5, r0
 8005846:	e753      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005848:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800584c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005850:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8005854:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 8005858:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800585c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8005860:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8005864:	430b      	orrs	r3, r1
 8005866:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800586a:	e758      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800586c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005870:	68d3      	ldr	r3, [r2, #12]
 8005872:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005876:	60d3      	str	r3, [r2, #12]
 8005878:	e756      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800587a:	68cb      	ldr	r3, [r1, #12]
 800587c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005880:	60cb      	str	r3, [r1, #12]
 8005882:	e764      	b.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8005884:	1d20      	adds	r0, r4, #4
 8005886:	f7ff fe45 	bl	8005514 <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 800588a:	2800      	cmp	r0, #0
 800588c:	f43f af64 	beq.w	8005758 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 8005890:	4605      	mov	r5, r0
 8005892:	e761      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x1b6>

08005894 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8005894:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005898:	6813      	ldr	r3, [r2, #0]
 800589a:	f043 0304 	orr.w	r3, r3, #4
 800589e:	6013      	str	r3, [r2, #0]
}
 80058a0:	4770      	bx	lr
	...

080058a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80058a4:	b538      	push	{r3, r4, r5, lr}
 80058a6:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80058a8:	6803      	ldr	r3, [r0, #0]
 80058aa:	4a0a      	ldr	r2, [pc, #40]	@ (80058d4 <HAL_RTC_WaitForSynchro+0x30>)
 80058ac:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058ae:	f7fc fff9 	bl	80028a4 <HAL_GetTick>
 80058b2:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f013 0f20 	tst.w	r3, #32
 80058bc:	d107      	bne.n	80058ce <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058be:	f7fc fff1 	bl	80028a4 <HAL_GetTick>
 80058c2:	1b40      	subs	r0, r0, r5
 80058c4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80058c8:	d9f4      	bls.n	80058b4 <HAL_RTC_WaitForSynchro+0x10>
    {
      return HAL_TIMEOUT;
 80058ca:	2003      	movs	r0, #3
 80058cc:	e000      	b.n	80058d0 <HAL_RTC_WaitForSynchro+0x2c>
    }
  }

  return HAL_OK;
 80058ce:	2000      	movs	r0, #0
}
 80058d0:	bd38      	pop	{r3, r4, r5, pc}
 80058d2:	bf00      	nop
 80058d4:	0001ff5f 	.word	0x0001ff5f

080058d8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80058d8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80058da:	6803      	ldr	r3, [r0, #0]
 80058dc:	68da      	ldr	r2, [r3, #12]
 80058de:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80058e2:	d002      	beq.n	80058ea <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 80058e4:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 80058e6:	4628      	mov	r0, r5
 80058e8:	bd70      	pop	{r4, r5, r6, pc}
 80058ea:	4604      	mov	r4, r0
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80058f2:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80058f4:	f7fc ffd6 	bl	80028a4 <HAL_GetTick>
 80058f8:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 80058fa:	2500      	movs	r5, #0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005904:	d1ef      	bne.n	80058e6 <RTC_EnterInitMode+0xe>
 8005906:	2d00      	cmp	r5, #0
 8005908:	d1ed      	bne.n	80058e6 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800590a:	f7fc ffcb 	bl	80028a4 <HAL_GetTick>
 800590e:	1b83      	subs	r3, r0, r6
 8005910:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005914:	d9f2      	bls.n	80058fc <RTC_EnterInitMode+0x24>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005916:	2304      	movs	r3, #4
 8005918:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
        status = HAL_ERROR;
 800591c:	2501      	movs	r5, #1
 800591e:	e7ed      	b.n	80058fc <RTC_EnterInitMode+0x24>

08005920 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005920:	6802      	ldr	r2, [r0, #0]
 8005922:	68d3      	ldr	r3, [r2, #12]
 8005924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005928:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800592a:	6803      	ldr	r3, [r0, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f013 0f20 	tst.w	r3, #32
 8005932:	d001      	beq.n	8005938 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8005934:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8005936:	4770      	bx	lr
{
 8005938:	b510      	push	{r4, lr}
 800593a:	4604      	mov	r4, r0
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800593c:	f7ff ffb2 	bl	80058a4 <HAL_RTC_WaitForSynchro>
 8005940:	b118      	cbz	r0, 800594a <RTC_ExitInitMode+0x2a>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005942:	2304      	movs	r3, #4
 8005944:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
      status = HAL_ERROR;
 8005948:	2001      	movs	r0, #1
}
 800594a:	bd10      	pop	{r4, pc}

0800594c <HAL_RTC_Init>:
  if (hrtc == NULL)
 800594c:	2800      	cmp	r0, #0
 800594e:	d050      	beq.n	80059f2 <HAL_RTC_Init+0xa6>
{
 8005950:	b538      	push	{r3, r4, r5, lr}
 8005952:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005954:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005958:	b163      	cbz	r3, 8005974 <HAL_RTC_Init+0x28>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800595a:	2302      	movs	r3, #2
 800595c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	68da      	ldr	r2, [r3, #12]
 8005964:	f012 0f10 	tst.w	r2, #16
 8005968:	d009      	beq.n	800597e <HAL_RTC_Init+0x32>
    status = HAL_OK;
 800596a:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 800596c:	2301      	movs	r3, #1
 800596e:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 8005972:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8005974:	f880 3020 	strb.w	r3, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 8005978:	f7fd fe0a 	bl	8003590 <HAL_RTC_MspInit>
 800597c:	e7ed      	b.n	800595a <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800597e:	22ca      	movs	r2, #202	@ 0xca
 8005980:	625a      	str	r2, [r3, #36]	@ 0x24
 8005982:	6823      	ldr	r3, [r4, #0]
 8005984:	2253      	movs	r2, #83	@ 0x53
 8005986:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8005988:	4620      	mov	r0, r4
 800598a:	f7ff ffa5 	bl	80058d8 <RTC_EnterInitMode>
    if (status == HAL_OK)
 800598e:	b128      	cbz	r0, 800599c <HAL_RTC_Init+0x50>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	22ff      	movs	r2, #255	@ 0xff
 8005994:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8005996:	2800      	cmp	r0, #0
 8005998:	d1eb      	bne.n	8005972 <HAL_RTC_Init+0x26>
 800599a:	e7e7      	b.n	800596c <HAL_RTC_Init+0x20>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800599c:	6822      	ldr	r2, [r4, #0]
 800599e:	6893      	ldr	r3, [r2, #8]
 80059a0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80059a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059a8:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80059aa:	6821      	ldr	r1, [r4, #0]
 80059ac:	688a      	ldr	r2, [r1, #8]
 80059ae:	6863      	ldr	r3, [r4, #4]
 80059b0:	6920      	ldr	r0, [r4, #16]
 80059b2:	4303      	orrs	r3, r0
 80059b4:	69a0      	ldr	r0, [r4, #24]
 80059b6:	4303      	orrs	r3, r0
 80059b8:	4313      	orrs	r3, r2
 80059ba:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80059bc:	6823      	ldr	r3, [r4, #0]
 80059be:	68e2      	ldr	r2, [r4, #12]
 80059c0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80059c2:	6822      	ldr	r2, [r4, #0]
 80059c4:	6913      	ldr	r3, [r2, #16]
 80059c6:	68a1      	ldr	r1, [r4, #8]
 80059c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80059cc:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 80059ce:	4620      	mov	r0, r4
 80059d0:	f7ff ffa6 	bl	8005920 <RTC_ExitInitMode>
    if (status == HAL_OK)
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d1db      	bne.n	8005990 <HAL_RTC_Init+0x44>
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80059d8:	6822      	ldr	r2, [r4, #0]
 80059da:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80059dc:	f023 0303 	bic.w	r3, r3, #3
 80059e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80059e2:	6821      	ldr	r1, [r4, #0]
 80059e4:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 80059e6:	69e2      	ldr	r2, [r4, #28]
 80059e8:	6965      	ldr	r5, [r4, #20]
 80059ea:	432a      	orrs	r2, r5
 80059ec:	4313      	orrs	r3, r2
 80059ee:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80059f0:	e7ce      	b.n	8005990 <HAL_RTC_Init+0x44>
    return HAL_ERROR;
 80059f2:	2001      	movs	r0, #1
}
 80059f4:	4770      	bx	lr

080059f6 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80059f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059f8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d067      	beq.n	8005ad0 <HAL_RTCEx_SetWakeUpTimer+0xda>
 8005a00:	4604      	mov	r4, r0
 8005a02:	460d      	mov	r5, r1
 8005a04:	4616      	mov	r6, r2
 8005a06:	2301      	movs	r3, #1
 8005a08:	f880 3020 	strb.w	r3, [r0, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a12:	6803      	ldr	r3, [r0, #0]
 8005a14:	22ca      	movs	r2, #202	@ 0xca
 8005a16:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a18:	6803      	ldr	r3, [r0, #0]
 8005a1a:	2253      	movs	r2, #83	@ 0x53
 8005a1c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8005a1e:	6803      	ldr	r3, [r0, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005a26:	d017      	beq.n	8005a58 <HAL_RTCEx_SetWakeUpTimer+0x62>
  {
    tickstart = HAL_GetTick();
 8005a28:	f7fc ff3c 	bl	80028a4 <HAL_GetTick>
 8005a2c:	4607      	mov	r7, r0

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	f013 0f04 	tst.w	r3, #4
 8005a36:	d00f      	beq.n	8005a58 <HAL_RTCEx_SetWakeUpTimer+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a38:	f7fc ff34 	bl	80028a4 <HAL_GetTick>
 8005a3c:	1bc0      	subs	r0, r0, r7
 8005a3e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8005a42:	d9f4      	bls.n	8005a2e <HAL_RTCEx_SetWakeUpTimer+0x38>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	22ff      	movs	r2, #255	@ 0xff
 8005a48:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a4a:	2003      	movs	r0, #3
 8005a4c:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005a50:	2300      	movs	r3, #0
 8005a52:	f884 3020 	strb.w	r3, [r4, #32]

        return HAL_TIMEOUT;
 8005a56:	e03a      	b.n	8005ace <HAL_RTCEx_SetWakeUpTimer+0xd8>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005a58:	6822      	ldr	r2, [r4, #0]
 8005a5a:	6893      	ldr	r3, [r2, #8]
 8005a5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a60:	6093      	str	r3, [r2, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005a62:	6822      	ldr	r2, [r4, #0]
 8005a64:	68d3      	ldr	r3, [r2, #12]
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	f463 6390 	orn	r3, r3, #1152	@ 0x480
 8005a6c:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a6e:	f7fc ff19 	bl	80028a4 <HAL_GetTick>
 8005a72:	4607      	mov	r7, r0

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	68da      	ldr	r2, [r3, #12]
 8005a78:	f012 0f04 	tst.w	r2, #4
 8005a7c:	d10f      	bne.n	8005a9e <HAL_RTCEx_SetWakeUpTimer+0xa8>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a7e:	f7fc ff11 	bl	80028a4 <HAL_GetTick>
 8005a82:	1bc0      	subs	r0, r0, r7
 8005a84:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8005a88:	d9f4      	bls.n	8005a74 <HAL_RTCEx_SetWakeUpTimer+0x7e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	22ff      	movs	r2, #255	@ 0xff
 8005a8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a90:	2003      	movs	r0, #3
 8005a92:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005a96:	2300      	movs	r3, #0
 8005a98:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_TIMEOUT;
 8005a9c:	e017      	b.n	8005ace <HAL_RTCEx_SetWakeUpTimer+0xd8>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8005a9e:	689a      	ldr	r2, [r3, #8]
 8005aa0:	f022 0207 	bic.w	r2, r2, #7
 8005aa4:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8005aa6:	6822      	ldr	r2, [r4, #0]
 8005aa8:	6893      	ldr	r3, [r2, #8]
 8005aaa:	4333      	orrs	r3, r6
 8005aac:	6093      	str	r3, [r2, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005aae:	6823      	ldr	r3, [r4, #0]
 8005ab0:	615d      	str	r5, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005ab2:	6822      	ldr	r2, [r4, #0]
 8005ab4:	6893      	ldr	r3, [r2, #8]
 8005ab6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005aba:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005abc:	6823      	ldr	r3, [r4, #0]
 8005abe:	22ff      	movs	r2, #255	@ 0xff
 8005ac0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ac8:	2000      	movs	r0, #0
 8005aca:	f884 0020 	strb.w	r0, [r4, #32]

  return HAL_OK;
}
 8005ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 8005ad0:	2002      	movs	r0, #2
 8005ad2:	e7fc      	b.n	8005ace <HAL_RTCEx_SetWakeUpTimer+0xd8>

08005ad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad6:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ad8:	6a03      	ldr	r3, [r0, #32]
 8005ada:	f023 0301 	bic.w	r3, r3, #1
 8005ade:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ae2:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ae4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ae8:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aec:	680d      	ldr	r5, [r1, #0]
 8005aee:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005af0:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005af4:	688b      	ldr	r3, [r1, #8]
 8005af6:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005af8:	4a14      	ldr	r2, [pc, #80]	@ (8005b4c <TIM_OC1_SetConfig+0x78>)
 8005afa:	4290      	cmp	r0, r2
 8005afc:	d007      	beq.n	8005b0e <TIM_OC1_SetConfig+0x3a>
 8005afe:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8005b02:	4290      	cmp	r0, r2
 8005b04:	d003      	beq.n	8005b0e <TIM_OC1_SetConfig+0x3a>
 8005b06:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005b0a:	4290      	cmp	r0, r2
 8005b0c:	d105      	bne.n	8005b1a <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b0e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b12:	68ca      	ldr	r2, [r1, #12]
 8005b14:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b16:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b4c <TIM_OC1_SetConfig+0x78>)
 8005b1c:	4290      	cmp	r0, r2
 8005b1e:	d007      	beq.n	8005b30 <TIM_OC1_SetConfig+0x5c>
 8005b20:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8005b24:	4290      	cmp	r0, r2
 8005b26:	d003      	beq.n	8005b30 <TIM_OC1_SetConfig+0x5c>
 8005b28:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b2c:	4290      	cmp	r0, r2
 8005b2e:	d105      	bne.n	8005b3c <TIM_OC1_SetConfig+0x68>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b30:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b34:	694a      	ldr	r2, [r1, #20]
 8005b36:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b38:	698c      	ldr	r4, [r1, #24]
 8005b3a:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b3c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b3e:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b40:	684a      	ldr	r2, [r1, #4]
 8005b42:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b44:	6203      	str	r3, [r0, #32]
}
 8005b46:	bc30      	pop	{r4, r5}
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40012c00 	.word	0x40012c00

08005b50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b50:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b54:	6a02      	ldr	r2, [r0, #32]
 8005b56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b5a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b5c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b5e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b60:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005b64:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b68:	680d      	ldr	r5, [r1, #0]
 8005b6a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b70:	688a      	ldr	r2, [r1, #8]
 8005b72:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b76:	4a10      	ldr	r2, [pc, #64]	@ (8005bb8 <TIM_OC3_SetConfig+0x68>)
 8005b78:	4290      	cmp	r0, r2
 8005b7a:	d007      	beq.n	8005b8c <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7c:	4a0f      	ldr	r2, [pc, #60]	@ (8005bbc <TIM_OC3_SetConfig+0x6c>)
 8005b7e:	4290      	cmp	r0, r2
 8005b80:	d00b      	beq.n	8005b9a <TIM_OC3_SetConfig+0x4a>
 8005b82:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b86:	4290      	cmp	r0, r2
 8005b88:	d10f      	bne.n	8005baa <TIM_OC3_SetConfig+0x5a>
 8005b8a:	e006      	b.n	8005b9a <TIM_OC3_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b90:	68ca      	ldr	r2, [r1, #12]
 8005b92:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b9a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b9e:	694a      	ldr	r2, [r1, #20]
 8005ba0:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ba4:	698a      	ldr	r2, [r1, #24]
 8005ba6:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005baa:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bac:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bae:	684a      	ldr	r2, [r1, #4]
 8005bb0:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb2:	6203      	str	r3, [r0, #32]
}
 8005bb4:	bc30      	pop	{r4, r5}
 8005bb6:	4770      	bx	lr
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40014400 	.word	0x40014400

08005bc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bc2:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bc4:	6a03      	ldr	r3, [r0, #32]
 8005bc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bcc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bce:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bd0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bd4:	f423 43e6 	bic.w	r3, r3, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd8:	680d      	ldr	r5, [r1, #0]
 8005bda:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005be2:	688d      	ldr	r5, [r1, #8]
 8005be4:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be8:	4d0b      	ldr	r5, [pc, #44]	@ (8005c18 <TIM_OC4_SetConfig+0x58>)
 8005bea:	42a8      	cmp	r0, r5
 8005bec:	d007      	beq.n	8005bfe <TIM_OC4_SetConfig+0x3e>
 8005bee:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8005bf2:	42a8      	cmp	r0, r5
 8005bf4:	d003      	beq.n	8005bfe <TIM_OC4_SetConfig+0x3e>
 8005bf6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005bfa:	42a8      	cmp	r0, r5
 8005bfc:	d104      	bne.n	8005c08 <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bfe:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c02:	694d      	ldr	r5, [r1, #20]
 8005c04:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c08:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c0a:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c0c:	684b      	ldr	r3, [r1, #4]
 8005c0e:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c10:	6202      	str	r2, [r0, #32]
}
 8005c12:	bc30      	pop	{r4, r5}
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40012c00 	.word	0x40012c00

08005c1c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c1c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c20:	6a02      	ldr	r2, [r0, #32]
 8005c22:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005c26:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c28:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c2a:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c2c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005c30:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c34:	680d      	ldr	r5, [r1, #0]
 8005c36:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c38:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c3c:	688d      	ldr	r5, [r1, #8]
 8005c3e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c42:	4d0b      	ldr	r5, [pc, #44]	@ (8005c70 <TIM_OC5_SetConfig+0x54>)
 8005c44:	42a8      	cmp	r0, r5
 8005c46:	d007      	beq.n	8005c58 <TIM_OC5_SetConfig+0x3c>
 8005c48:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8005c4c:	42a8      	cmp	r0, r5
 8005c4e:	d003      	beq.n	8005c58 <TIM_OC5_SetConfig+0x3c>
 8005c50:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c54:	42a8      	cmp	r0, r5
 8005c56:	d104      	bne.n	8005c62 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c58:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c5c:	694d      	ldr	r5, [r1, #20]
 8005c5e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c62:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c64:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c66:	684a      	ldr	r2, [r1, #4]
 8005c68:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c6a:	6203      	str	r3, [r0, #32]
}
 8005c6c:	bc30      	pop	{r4, r5}
 8005c6e:	4770      	bx	lr
 8005c70:	40012c00 	.word	0x40012c00

08005c74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c74:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c76:	6a02      	ldr	r2, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c78:	6a03      	ldr	r3, [r0, #32]
 8005c7a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005c7e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c80:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c82:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c8c:	680d      	ldr	r5, [r1, #0]
 8005c8e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c92:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c96:	688d      	ldr	r5, [r1, #8]
 8005c98:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005ccc <TIM_OC6_SetConfig+0x58>)
 8005c9e:	42a8      	cmp	r0, r5
 8005ca0:	d007      	beq.n	8005cb2 <TIM_OC6_SetConfig+0x3e>
 8005ca2:	f505 55c0 	add.w	r5, r5, #6144	@ 0x1800
 8005ca6:	42a8      	cmp	r0, r5
 8005ca8:	d003      	beq.n	8005cb2 <TIM_OC6_SetConfig+0x3e>
 8005caa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005cae:	42a8      	cmp	r0, r5
 8005cb0:	d104      	bne.n	8005cbc <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cb2:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cb6:	694d      	ldr	r5, [r1, #20]
 8005cb8:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cbc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cbe:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cc0:	684b      	ldr	r3, [r1, #4]
 8005cc2:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc4:	6202      	str	r2, [r0, #32]
}
 8005cc6:	bc30      	pop	{r4, r5}
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	40012c00 	.word	0x40012c00

08005cd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cd0:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cd2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cd4:	6a04      	ldr	r4, [r0, #32]
 8005cd6:	f024 0401 	bic.w	r4, r4, #1
 8005cda:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cdc:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cde:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ce2:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ce6:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8005cea:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cec:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005cee:	6203      	str	r3, [r0, #32]
}
 8005cf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cf6:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cf8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cfa:	6a04      	ldr	r4, [r0, #32]
 8005cfc:	f024 0410 	bic.w	r4, r4, #16
 8005d00:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d02:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d04:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d08:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d0c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d10:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d14:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005d16:	6203      	str	r3, [r0, #32]
}
 8005d18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d1e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d20:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005d24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2e:	6083      	str	r3, [r0, #8]
}
 8005d30:	4770      	bx	lr

08005d32 <HAL_TIM_OC_MspInit>:
}
 8005d32:	4770      	bx	lr

08005d34 <HAL_TIM_OnePulse_MspInit>:
}
 8005d34:	4770      	bx	lr

08005d36 <HAL_TIM_PeriodElapsedCallback>:
}
 8005d36:	4770      	bx	lr

08005d38 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8005d38:	4770      	bx	lr

08005d3a <HAL_TIM_IC_CaptureCallback>:
}
 8005d3a:	4770      	bx	lr

08005d3c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8005d3c:	4770      	bx	lr

08005d3e <HAL_TIM_TriggerCallback>:
}
 8005d3e:	4770      	bx	lr

08005d40 <HAL_TIM_IRQHandler>:
{
 8005d40:	b570      	push	{r4, r5, r6, lr}
 8005d42:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8005d44:	6803      	ldr	r3, [r0, #0]
 8005d46:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d48:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d4a:	f015 0f02 	tst.w	r5, #2
 8005d4e:	d010      	beq.n	8005d72 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d50:	f016 0f02 	tst.w	r6, #2
 8005d54:	d00d      	beq.n	8005d72 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d56:	f06f 0202 	mvn.w	r2, #2
 8005d5a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d60:	6803      	ldr	r3, [r0, #0]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	f013 0f03 	tst.w	r3, #3
 8005d68:	d064      	beq.n	8005e34 <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 8005d6a:	f7ff ffe6 	bl	8005d3a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d72:	f015 0f04 	tst.w	r5, #4
 8005d76:	d012      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d78:	f016 0f04 	tst.w	r6, #4
 8005d7c:	d00f      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	f06f 0204 	mvn.w	r2, #4
 8005d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d86:	2302      	movs	r3, #2
 8005d88:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8005d92:	d055      	beq.n	8005e40 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 8005d94:	4620      	mov	r0, r4
 8005d96:	f7ff ffd0 	bl	8005d3a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d9e:	f015 0f08 	tst.w	r5, #8
 8005da2:	d012      	beq.n	8005dca <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005da4:	f016 0f08 	tst.w	r6, #8
 8005da8:	d00f      	beq.n	8005dca <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	f06f 0208 	mvn.w	r2, #8
 8005db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005db2:	2304      	movs	r3, #4
 8005db4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005db6:	6823      	ldr	r3, [r4, #0]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	f013 0f03 	tst.w	r3, #3
 8005dbe:	d046      	beq.n	8005e4e <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f7ff ffba 	bl	8005d3a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005dca:	f015 0f10 	tst.w	r5, #16
 8005dce:	d012      	beq.n	8005df6 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005dd0:	f016 0f10 	tst.w	r6, #16
 8005dd4:	d00f      	beq.n	8005df6 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dd6:	6823      	ldr	r3, [r4, #0]
 8005dd8:	f06f 0210 	mvn.w	r2, #16
 8005ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dde:	2308      	movs	r3, #8
 8005de0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8005dea:	d037      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 8005dec:	4620      	mov	r0, r4
 8005dee:	f7ff ffa4 	bl	8005d3a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df2:	2300      	movs	r3, #0
 8005df4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005df6:	f015 0f01 	tst.w	r5, #1
 8005dfa:	d002      	beq.n	8005e02 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005dfc:	f016 0f01 	tst.w	r6, #1
 8005e00:	d133      	bne.n	8005e6a <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e02:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8005e06:	d002      	beq.n	8005e0e <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e08:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8005e0c:	d135      	bne.n	8005e7a <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e0e:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8005e12:	d002      	beq.n	8005e1a <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e14:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8005e18:	d137      	bne.n	8005e8a <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e1a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8005e1e:	d002      	beq.n	8005e26 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e20:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8005e24:	d139      	bne.n	8005e9a <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e26:	f015 0f20 	tst.w	r5, #32
 8005e2a:	d002      	beq.n	8005e32 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e2c:	f016 0f20 	tst.w	r6, #32
 8005e30:	d13b      	bne.n	8005eaa <HAL_TIM_IRQHandler+0x16a>
}
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e34:	f7ff ff80 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e38:	4620      	mov	r0, r4
 8005e3a:	f7ff ff7f 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
 8005e3e:	e796      	b.n	8005d6e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e40:	4620      	mov	r0, r4
 8005e42:	f7ff ff79 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e46:	4620      	mov	r0, r4
 8005e48:	f7ff ff78 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
 8005e4c:	e7a5      	b.n	8005d9a <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4e:	4620      	mov	r0, r4
 8005e50:	f7ff ff72 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e54:	4620      	mov	r0, r4
 8005e56:	f7ff ff71 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
 8005e5a:	e7b4      	b.n	8005dc6 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	f7ff ff6b 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e62:	4620      	mov	r0, r4
 8005e64:	f7ff ff6a 	bl	8005d3c <HAL_TIM_PWM_PulseFinishedCallback>
 8005e68:	e7c3      	b.n	8005df2 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	f06f 0201 	mvn.w	r2, #1
 8005e70:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e72:	4620      	mov	r0, r4
 8005e74:	f7ff ff5f 	bl	8005d36 <HAL_TIM_PeriodElapsedCallback>
 8005e78:	e7c3      	b.n	8005e02 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005e82:	4620      	mov	r0, r4
 8005e84:	f000 fb37 	bl	80064f6 <HAL_TIMEx_BreakCallback>
 8005e88:	e7c1      	b.n	8005e0e <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005e90:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005e92:	4620      	mov	r0, r4
 8005e94:	f000 fb30 	bl	80064f8 <HAL_TIMEx_Break2Callback>
 8005e98:	e7bf      	b.n	8005e1a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ea0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005ea2:	4620      	mov	r0, r4
 8005ea4:	f7ff ff4b 	bl	8005d3e <HAL_TIM_TriggerCallback>
 8005ea8:	e7bd      	b.n	8005e26 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	f06f 0220 	mvn.w	r2, #32
 8005eb0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f000 fb1e 	bl	80064f4 <HAL_TIMEx_CommutCallback>
}
 8005eb8:	e7bb      	b.n	8005e32 <HAL_TIM_IRQHandler+0xf2>
	...

08005ebc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8005ebc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8005f30 <TIM_Base_SetConfig+0x74>)
 8005ec0:	4290      	cmp	r0, r2
 8005ec2:	d002      	beq.n	8005eca <TIM_Base_SetConfig+0xe>
 8005ec4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005ec8:	d103      	bne.n	8005ed2 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005ece:	684a      	ldr	r2, [r1, #4]
 8005ed0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ed2:	4a17      	ldr	r2, [pc, #92]	@ (8005f30 <TIM_Base_SetConfig+0x74>)
 8005ed4:	4290      	cmp	r0, r2
 8005ed6:	d00a      	beq.n	8005eee <TIM_Base_SetConfig+0x32>
 8005ed8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005edc:	d007      	beq.n	8005eee <TIM_Base_SetConfig+0x32>
 8005ede:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8005ee2:	4290      	cmp	r0, r2
 8005ee4:	d003      	beq.n	8005eee <TIM_Base_SetConfig+0x32>
 8005ee6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005eea:	4290      	cmp	r0, r2
 8005eec:	d103      	bne.n	8005ef6 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef2:	68ca      	ldr	r2, [r1, #12]
 8005ef4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ef6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005efa:	694a      	ldr	r2, [r1, #20]
 8005efc:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005efe:	688a      	ldr	r2, [r1, #8]
 8005f00:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005f02:	680a      	ldr	r2, [r1, #0]
 8005f04:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f06:	4a0a      	ldr	r2, [pc, #40]	@ (8005f30 <TIM_Base_SetConfig+0x74>)
 8005f08:	4290      	cmp	r0, r2
 8005f0a:	d007      	beq.n	8005f1c <TIM_Base_SetConfig+0x60>
 8005f0c:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8005f10:	4290      	cmp	r0, r2
 8005f12:	d003      	beq.n	8005f1c <TIM_Base_SetConfig+0x60>
 8005f14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005f18:	4290      	cmp	r0, r2
 8005f1a:	d101      	bne.n	8005f20 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 8005f1c:	690a      	ldr	r2, [r1, #16]
 8005f1e:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f20:	6802      	ldr	r2, [r0, #0]
 8005f22:	f042 0204 	orr.w	r2, r2, #4
 8005f26:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005f28:	2201      	movs	r2, #1
 8005f2a:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8005f2c:	6003      	str	r3, [r0, #0]
}
 8005f2e:	4770      	bx	lr
 8005f30:	40012c00 	.word	0x40012c00

08005f34 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005f34:	b360      	cbz	r0, 8005f90 <HAL_TIM_Base_Init+0x5c>
{
 8005f36:	b510      	push	{r4, lr}
 8005f38:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005f3a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005f3e:	b313      	cbz	r3, 8005f86 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005f40:	2302      	movs	r3, #2
 8005f42:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f46:	4621      	mov	r1, r4
 8005f48:	f851 0b04 	ldr.w	r0, [r1], #4
 8005f4c:	f7ff ffb6 	bl	8005ebc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f50:	2301      	movs	r3, #1
 8005f52:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f56:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005f5a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005f5e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005f62:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005f66:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f6e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005f72:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005f76:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005f7a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005f7e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005f82:	2000      	movs	r0, #0
}
 8005f84:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005f86:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005f8a:	f7fd fb33 	bl	80035f4 <HAL_TIM_Base_MspInit>
 8005f8e:	e7d7      	b.n	8005f40 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005f90:	2001      	movs	r0, #1
}
 8005f92:	4770      	bx	lr

08005f94 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8005f94:	b360      	cbz	r0, 8005ff0 <HAL_TIM_OC_Init+0x5c>
{
 8005f96:	b510      	push	{r4, lr}
 8005f98:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005f9a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005f9e:	b313      	cbz	r3, 8005fe6 <HAL_TIM_OC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	f851 0b04 	ldr.w	r0, [r1], #4
 8005fac:	f7ff ff86 	bl	8005ebc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005fba:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005fbe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005fc2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005fc6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005fca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fce:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005fd2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005fd6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005fda:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005fde:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005fe2:	2000      	movs	r0, #0
}
 8005fe4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005fe6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8005fea:	f7ff fea2 	bl	8005d32 <HAL_TIM_OC_MspInit>
 8005fee:	e7d7      	b.n	8005fa0 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8005ff0:	2001      	movs	r0, #1
}
 8005ff2:	4770      	bx	lr

08005ff4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005ff4:	b360      	cbz	r0, 8006050 <HAL_TIM_PWM_Init+0x5c>
{
 8005ff6:	b510      	push	{r4, lr}
 8005ff8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005ffa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005ffe:	b313      	cbz	r3, 8006046 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006000:	2302      	movs	r3, #2
 8006002:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006006:	4621      	mov	r1, r4
 8006008:	f851 0b04 	ldr.w	r0, [r1], #4
 800600c:	f7ff ff56 	bl	8005ebc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006010:	2301      	movs	r3, #1
 8006012:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006016:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800601a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800601e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006022:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006026:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800602a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800602e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006032:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006036:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800603a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800603e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006042:	2000      	movs	r0, #0
}
 8006044:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006046:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800604a:	f7fd fb0b 	bl	8003664 <HAL_TIM_PWM_MspInit>
 800604e:	e7d7      	b.n	8006000 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8006050:	2001      	movs	r0, #1
}
 8006052:	4770      	bx	lr

08006054 <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 8006054:	b350      	cbz	r0, 80060ac <HAL_TIM_OnePulse_Init+0x58>
{
 8006056:	b538      	push	{r3, r4, r5, lr}
 8006058:	460d      	mov	r5, r1
 800605a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800605c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006060:	b1fb      	cbz	r3, 80060a2 <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8006062:	2302      	movs	r3, #2
 8006064:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006068:	4621      	mov	r1, r4
 800606a:	f851 0b04 	ldr.w	r0, [r1], #4
 800606e:	f7ff ff25 	bl	8005ebc <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006072:	6822      	ldr	r2, [r4, #0]
 8006074:	6813      	ldr	r3, [r2, #0]
 8006076:	f023 0308 	bic.w	r3, r3, #8
 800607a:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 800607c:	6822      	ldr	r2, [r4, #0]
 800607e:	6813      	ldr	r3, [r2, #0]
 8006080:	432b      	orrs	r3, r5
 8006082:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006084:	2301      	movs	r3, #1
 8006086:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800608a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800608e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006092:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006096:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800609a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800609e:	2000      	movs	r0, #0
}
 80060a0:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80060a2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 80060a6:	f7ff fe45 	bl	8005d34 <HAL_TIM_OnePulse_MspInit>
 80060aa:	e7da      	b.n	8006062 <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 80060ac:	2001      	movs	r0, #1
}
 80060ae:	4770      	bx	lr

080060b0 <TIM_OC2_SetConfig>:
{
 80060b0:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80060b2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060b4:	6a02      	ldr	r2, [r0, #32]
 80060b6:	f022 0210 	bic.w	r2, r2, #16
 80060ba:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80060bc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80060be:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060c0:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80060c4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060c8:	680d      	ldr	r5, [r1, #0]
 80060ca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80060ce:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060d2:	688d      	ldr	r5, [r1, #8]
 80060d4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060d8:	4d10      	ldr	r5, [pc, #64]	@ (800611c <TIM_OC2_SetConfig+0x6c>)
 80060da:	42a8      	cmp	r0, r5
 80060dc:	d007      	beq.n	80060ee <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060de:	4d10      	ldr	r5, [pc, #64]	@ (8006120 <TIM_OC2_SetConfig+0x70>)
 80060e0:	42a8      	cmp	r0, r5
 80060e2:	d00b      	beq.n	80060fc <TIM_OC2_SetConfig+0x4c>
 80060e4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80060e8:	42a8      	cmp	r0, r5
 80060ea:	d10f      	bne.n	800610c <TIM_OC2_SetConfig+0x5c>
 80060ec:	e006      	b.n	80060fc <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 80060ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060f2:	68cd      	ldr	r5, [r1, #12]
 80060f4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80060f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060fc:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006100:	694d      	ldr	r5, [r1, #20]
 8006102:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006106:	698d      	ldr	r5, [r1, #24]
 8006108:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800610c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800610e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006110:	684a      	ldr	r2, [r1, #4]
 8006112:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006114:	6203      	str	r3, [r0, #32]
}
 8006116:	bc30      	pop	{r4, r5}
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40012c00 	.word	0x40012c00
 8006120:	40014400 	.word	0x40014400

08006124 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8006124:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006128:	2b01      	cmp	r3, #1
 800612a:	d036      	beq.n	800619a <HAL_TIM_OC_ConfigChannel+0x76>
{
 800612c:	b510      	push	{r4, lr}
 800612e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006130:	2301      	movs	r3, #1
 8006132:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8006136:	2a14      	cmp	r2, #20
 8006138:	d82a      	bhi.n	8006190 <HAL_TIM_OC_ConfigChannel+0x6c>
 800613a:	e8df f002 	tbb	[pc, r2]
 800613e:	290b      	.short	0x290b
 8006140:	29102929 	.word	0x29102929
 8006144:	29152929 	.word	0x29152929
 8006148:	291a2929 	.word	0x291a2929
 800614c:	291f2929 	.word	0x291f2929
 8006150:	2929      	.short	0x2929
 8006152:	24          	.byte	0x24
 8006153:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006154:	6800      	ldr	r0, [r0, #0]
 8006156:	f7ff fcbd 	bl	8005ad4 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800615a:	2000      	movs	r0, #0
      break;
 800615c:	e019      	b.n	8006192 <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800615e:	6800      	ldr	r0, [r0, #0]
 8006160:	f7ff ffa6 	bl	80060b0 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8006164:	2000      	movs	r0, #0
      break;
 8006166:	e014      	b.n	8006192 <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006168:	6800      	ldr	r0, [r0, #0]
 800616a:	f7ff fcf1 	bl	8005b50 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800616e:	2000      	movs	r0, #0
      break;
 8006170:	e00f      	b.n	8006192 <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006172:	6800      	ldr	r0, [r0, #0]
 8006174:	f7ff fd24 	bl	8005bc0 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8006178:	2000      	movs	r0, #0
      break;
 800617a:	e00a      	b.n	8006192 <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800617c:	6800      	ldr	r0, [r0, #0]
 800617e:	f7ff fd4d 	bl	8005c1c <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8006182:	2000      	movs	r0, #0
      break;
 8006184:	e005      	b.n	8006192 <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006186:	6800      	ldr	r0, [r0, #0]
 8006188:	f7ff fd74 	bl	8005c74 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800618c:	2000      	movs	r0, #0
      break;
 800618e:	e000      	b.n	8006192 <HAL_TIM_OC_ConfigChannel+0x6e>
  switch (Channel)
 8006190:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8006192:	2300      	movs	r3, #0
 8006194:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8006198:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 800619a:	2002      	movs	r0, #2
}
 800619c:	4770      	bx	lr

0800619e <HAL_TIM_PWM_ConfigChannel>:
{
 800619e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80061a0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	f000 8095 	beq.w	80062d4 <HAL_TIM_PWM_ConfigChannel+0x136>
 80061aa:	4604      	mov	r4, r0
 80061ac:	460d      	mov	r5, r1
 80061ae:	2301      	movs	r3, #1
 80061b0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80061b4:	2a14      	cmp	r2, #20
 80061b6:	f200 8088 	bhi.w	80062ca <HAL_TIM_PWM_ConfigChannel+0x12c>
 80061ba:	e8df f002 	tbb	[pc, r2]
 80061be:	860b      	.short	0x860b
 80061c0:	861f8686 	.word	0x861f8686
 80061c4:	86348686 	.word	0x86348686
 80061c8:	86488686 	.word	0x86488686
 80061cc:	865d8686 	.word	0x865d8686
 80061d0:	8686      	.short	0x8686
 80061d2:	71          	.byte	0x71
 80061d3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061d4:	6800      	ldr	r0, [r0, #0]
 80061d6:	f7ff fc7d 	bl	8005ad4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061da:	6822      	ldr	r2, [r4, #0]
 80061dc:	6993      	ldr	r3, [r2, #24]
 80061de:	f043 0308 	orr.w	r3, r3, #8
 80061e2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061e4:	6822      	ldr	r2, [r4, #0]
 80061e6:	6993      	ldr	r3, [r2, #24]
 80061e8:	f023 0304 	bic.w	r3, r3, #4
 80061ec:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061ee:	6822      	ldr	r2, [r4, #0]
 80061f0:	6993      	ldr	r3, [r2, #24]
 80061f2:	6929      	ldr	r1, [r5, #16]
 80061f4:	430b      	orrs	r3, r1
 80061f6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80061f8:	2000      	movs	r0, #0
      break;
 80061fa:	e067      	b.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061fc:	6800      	ldr	r0, [r0, #0]
 80061fe:	f7ff ff57 	bl	80060b0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006202:	6822      	ldr	r2, [r4, #0]
 8006204:	6993      	ldr	r3, [r2, #24]
 8006206:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800620a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800620c:	6822      	ldr	r2, [r4, #0]
 800620e:	6993      	ldr	r3, [r2, #24]
 8006210:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006214:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006216:	6822      	ldr	r2, [r4, #0]
 8006218:	6993      	ldr	r3, [r2, #24]
 800621a:	6929      	ldr	r1, [r5, #16]
 800621c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006220:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006222:	2000      	movs	r0, #0
      break;
 8006224:	e052      	b.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006226:	6800      	ldr	r0, [r0, #0]
 8006228:	f7ff fc92 	bl	8005b50 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800622c:	6822      	ldr	r2, [r4, #0]
 800622e:	69d3      	ldr	r3, [r2, #28]
 8006230:	f043 0308 	orr.w	r3, r3, #8
 8006234:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006236:	6822      	ldr	r2, [r4, #0]
 8006238:	69d3      	ldr	r3, [r2, #28]
 800623a:	f023 0304 	bic.w	r3, r3, #4
 800623e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006240:	6822      	ldr	r2, [r4, #0]
 8006242:	69d3      	ldr	r3, [r2, #28]
 8006244:	6929      	ldr	r1, [r5, #16]
 8006246:	430b      	orrs	r3, r1
 8006248:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800624a:	2000      	movs	r0, #0
      break;
 800624c:	e03e      	b.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800624e:	6800      	ldr	r0, [r0, #0]
 8006250:	f7ff fcb6 	bl	8005bc0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	69d3      	ldr	r3, [r2, #28]
 8006258:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800625c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800625e:	6822      	ldr	r2, [r4, #0]
 8006260:	69d3      	ldr	r3, [r2, #28]
 8006262:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006266:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006268:	6822      	ldr	r2, [r4, #0]
 800626a:	69d3      	ldr	r3, [r2, #28]
 800626c:	6929      	ldr	r1, [r5, #16]
 800626e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006272:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006274:	2000      	movs	r0, #0
      break;
 8006276:	e029      	b.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006278:	6800      	ldr	r0, [r0, #0]
 800627a:	f7ff fccf 	bl	8005c1c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800627e:	6822      	ldr	r2, [r4, #0]
 8006280:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006282:	f043 0308 	orr.w	r3, r3, #8
 8006286:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006288:	6822      	ldr	r2, [r4, #0]
 800628a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800628c:	f023 0304 	bic.w	r3, r3, #4
 8006290:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006292:	6822      	ldr	r2, [r4, #0]
 8006294:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006296:	6929      	ldr	r1, [r5, #16]
 8006298:	430b      	orrs	r3, r1
 800629a:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800629c:	2000      	movs	r0, #0
      break;
 800629e:	e015      	b.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062a0:	6800      	ldr	r0, [r0, #0]
 80062a2:	f7ff fce7 	bl	8005c74 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062a6:	6822      	ldr	r2, [r4, #0]
 80062a8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80062aa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80062ae:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80062b0:	6822      	ldr	r2, [r4, #0]
 80062b2:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80062b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062b8:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80062be:	6929      	ldr	r1, [r5, #16]
 80062c0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80062c4:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80062c6:	2000      	movs	r0, #0
      break;
 80062c8:	e000      	b.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80062ca:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80062cc:	2300      	movs	r3, #0
 80062ce:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80062d4:	2002      	movs	r0, #2
 80062d6:	e7fc      	b.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x134>

080062d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062d8:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062da:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062dc:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062e0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80062e4:	430a      	orrs	r2, r1
 80062e6:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062ea:	6082      	str	r2, [r0, #8]
}
 80062ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062f0:	4770      	bx	lr
	...

080062f4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80062f4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d076      	beq.n	80063ea <HAL_TIM_ConfigClockSource+0xf6>
{
 80062fc:	b510      	push	{r4, lr}
 80062fe:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006300:	2301      	movs	r3, #1
 8006302:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006306:	2302      	movs	r3, #2
 8006308:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800630c:	6802      	ldr	r2, [r0, #0]
 800630e:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006310:	4b37      	ldr	r3, [pc, #220]	@ (80063f0 <HAL_TIM_ConfigClockSource+0xfc>)
 8006312:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8006314:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006316:	680b      	ldr	r3, [r1, #0]
 8006318:	2b60      	cmp	r3, #96	@ 0x60
 800631a:	d04c      	beq.n	80063b6 <HAL_TIM_ConfigClockSource+0xc2>
 800631c:	d823      	bhi.n	8006366 <HAL_TIM_ConfigClockSource+0x72>
 800631e:	2b40      	cmp	r3, #64	@ 0x40
 8006320:	d054      	beq.n	80063cc <HAL_TIM_ConfigClockSource+0xd8>
 8006322:	d811      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x54>
 8006324:	2b20      	cmp	r3, #32
 8006326:	d003      	beq.n	8006330 <HAL_TIM_ConfigClockSource+0x3c>
 8006328:	d80a      	bhi.n	8006340 <HAL_TIM_ConfigClockSource+0x4c>
 800632a:	b10b      	cbz	r3, 8006330 <HAL_TIM_ConfigClockSource+0x3c>
 800632c:	2b10      	cmp	r3, #16
 800632e:	d105      	bne.n	800633c <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006330:	4619      	mov	r1, r3
 8006332:	6820      	ldr	r0, [r4, #0]
 8006334:	f7ff fcf3 	bl	8005d1e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8006338:	2000      	movs	r0, #0
      break;
 800633a:	e028      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800633c:	2001      	movs	r0, #1
 800633e:	e026      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8006340:	2b30      	cmp	r3, #48	@ 0x30
 8006342:	d0f5      	beq.n	8006330 <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 8006344:	2001      	movs	r0, #1
 8006346:	e022      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8006348:	2b50      	cmp	r3, #80	@ 0x50
 800634a:	d10a      	bne.n	8006362 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800634c:	68ca      	ldr	r2, [r1, #12]
 800634e:	6849      	ldr	r1, [r1, #4]
 8006350:	6820      	ldr	r0, [r4, #0]
 8006352:	f7ff fcbd 	bl	8005cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006356:	2150      	movs	r1, #80	@ 0x50
 8006358:	6820      	ldr	r0, [r4, #0]
 800635a:	f7ff fce0 	bl	8005d1e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800635e:	2000      	movs	r0, #0
      break;
 8006360:	e015      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8006362:	2001      	movs	r0, #1
 8006364:	e013      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8006366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800636a:	d03a      	beq.n	80063e2 <HAL_TIM_ConfigClockSource+0xee>
 800636c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006370:	d014      	beq.n	800639c <HAL_TIM_ConfigClockSource+0xa8>
 8006372:	2b70      	cmp	r3, #112	@ 0x70
 8006374:	d137      	bne.n	80063e6 <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 8006376:	68cb      	ldr	r3, [r1, #12]
 8006378:	684a      	ldr	r2, [r1, #4]
 800637a:	6889      	ldr	r1, [r1, #8]
 800637c:	6820      	ldr	r0, [r4, #0]
 800637e:	f7ff ffab 	bl	80062d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006382:	6822      	ldr	r2, [r4, #0]
 8006384:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006386:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800638a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800638c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800638e:	2301      	movs	r3, #1
 8006390:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006394:	2300      	movs	r3, #0
 8006396:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800639a:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 800639c:	68cb      	ldr	r3, [r1, #12]
 800639e:	684a      	ldr	r2, [r1, #4]
 80063a0:	6889      	ldr	r1, [r1, #8]
 80063a2:	6820      	ldr	r0, [r4, #0]
 80063a4:	f7ff ff98 	bl	80062d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063a8:	6822      	ldr	r2, [r4, #0]
 80063aa:	6893      	ldr	r3, [r2, #8]
 80063ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063b0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80063b2:	2000      	movs	r0, #0
      break;
 80063b4:	e7eb      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063b6:	68ca      	ldr	r2, [r1, #12]
 80063b8:	6849      	ldr	r1, [r1, #4]
 80063ba:	6820      	ldr	r0, [r4, #0]
 80063bc:	f7ff fc9b 	bl	8005cf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063c0:	2160      	movs	r1, #96	@ 0x60
 80063c2:	6820      	ldr	r0, [r4, #0]
 80063c4:	f7ff fcab 	bl	8005d1e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80063c8:	2000      	movs	r0, #0
      break;
 80063ca:	e7e0      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063cc:	68ca      	ldr	r2, [r1, #12]
 80063ce:	6849      	ldr	r1, [r1, #4]
 80063d0:	6820      	ldr	r0, [r4, #0]
 80063d2:	f7ff fc7d 	bl	8005cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063d6:	2140      	movs	r1, #64	@ 0x40
 80063d8:	6820      	ldr	r0, [r4, #0]
 80063da:	f7ff fca0 	bl	8005d1e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80063de:	2000      	movs	r0, #0
      break;
 80063e0:	e7d5      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80063e2:	2000      	movs	r0, #0
 80063e4:	e7d3      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80063e6:	2001      	movs	r0, #1
 80063e8:	e7d1      	b.n	800638e <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 80063ea:	2002      	movs	r0, #2
}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	ffce0088 	.word	0xffce0088

080063f4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063f4:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80063f8:	2a01      	cmp	r2, #1
 80063fa:	d02b      	beq.n	8006454 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 80063fc:	b430      	push	{r4, r5}
 80063fe:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8006400:	2201      	movs	r2, #1
 8006402:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006406:	2202      	movs	r2, #2
 8006408:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800640c:	6800      	ldr	r0, [r0, #0]
 800640e:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006410:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006412:	4d11      	ldr	r5, [pc, #68]	@ (8006458 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8006414:	42a8      	cmp	r0, r5
 8006416:	d018      	beq.n	800644a <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006418:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800641c:	680d      	ldr	r5, [r1, #0]
 800641e:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006420:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	480c      	ldr	r0, [pc, #48]	@ (8006458 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8006426:	4282      	cmp	r2, r0
 8006428:	d002      	beq.n	8006430 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800642a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800642e:	d104      	bne.n	800643a <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006430:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006434:	6889      	ldr	r1, [r1, #8]
 8006436:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006438:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006440:	2000      	movs	r0, #0
 8006442:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8006446:	bc30      	pop	{r4, r5}
 8006448:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800644a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800644e:	684d      	ldr	r5, [r1, #4]
 8006450:	432a      	orrs	r2, r5
 8006452:	e7e1      	b.n	8006418 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 8006454:	2002      	movs	r0, #2
}
 8006456:	4770      	bx	lr
 8006458:	40012c00 	.word	0x40012c00

0800645c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800645c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006460:	2b01      	cmp	r3, #1
 8006462:	d043      	beq.n	80064ec <HAL_TIMEx_ConfigBreakDeadTime+0x90>
{
 8006464:	b410      	push	{r4}
 8006466:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8006468:	2301      	movs	r3, #1
 800646a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800646e:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006474:	6888      	ldr	r0, [r1, #8]
 8006476:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006478:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800647c:	6848      	ldr	r0, [r1, #4]
 800647e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006480:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006484:	6808      	ldr	r0, [r1, #0]
 8006486:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006488:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800648c:	6908      	ldr	r0, [r1, #16]
 800648e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006490:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006494:	6948      	ldr	r0, [r1, #20]
 8006496:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006498:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800649c:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 800649e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80064a0:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80064a4:	6988      	ldr	r0, [r1, #24]
 80064a6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80064aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064ae:	69c8      	ldr	r0, [r1, #28]
 80064b0:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80064b2:	6810      	ldr	r0, [r2, #0]
 80064b4:	4c0e      	ldr	r4, [pc, #56]	@ (80064f0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 80064b6:	42a0      	cmp	r0, r4
 80064b8:	d006      	beq.n	80064c8 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064ba:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80064bc:	2000      	movs	r0, #0
 80064be:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 80064c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064c6:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80064c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80064cc:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 80064ce:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80064d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064d6:	6a0c      	ldr	r4, [r1, #32]
 80064d8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80064da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80064de:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 80064e0:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80064e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80064e6:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 80064e8:	430b      	orrs	r3, r1
 80064ea:	e7e6      	b.n	80064ba <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
  __HAL_LOCK(htim);
 80064ec:	2002      	movs	r0, #2
}
 80064ee:	4770      	bx	lr
 80064f0:	40012c00 	.word	0x40012c00

080064f4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064f4:	4770      	bx	lr

080064f6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064f6:	4770      	bx	lr

080064f8 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064f8:	4770      	bx	lr

080064fa <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064fa:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fc:	e852 3f00 	ldrex	r3, [r2]
 8006500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006504:	e842 3100 	strex	r1, r3, [r2]
 8006508:	2900      	cmp	r1, #0
 800650a:	d1f6      	bne.n	80064fa <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800650c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650e:	f102 0308 	add.w	r3, r2, #8
 8006512:	e853 3f00 	ldrex	r3, [r3]
 8006516:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800651a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651e:	3208      	adds	r2, #8
 8006520:	e842 3100 	strex	r1, r3, [r2]
 8006524:	2900      	cmp	r1, #0
 8006526:	d1f1      	bne.n	800650c <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006528:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800652a:	2b01      	cmp	r3, #1
 800652c:	d006      	beq.n	800653c <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800652e:	2320      	movs	r3, #32
 8006530:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006534:	2300      	movs	r3, #0
 8006536:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006538:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800653a:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800653c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653e:	e852 3f00 	ldrex	r3, [r2]
 8006542:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006546:	e842 3100 	strex	r1, r3, [r2]
 800654a:	2900      	cmp	r1, #0
 800654c:	d1f6      	bne.n	800653c <UART_EndRxTransfer+0x42>
 800654e:	e7ee      	b.n	800652e <UART_EndRxTransfer+0x34>

08006550 <UART_SetConfig>:
{
 8006550:	b570      	push	{r4, r5, r6, lr}
 8006552:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006554:	6883      	ldr	r3, [r0, #8]
 8006556:	6902      	ldr	r2, [r0, #16]
 8006558:	4313      	orrs	r3, r2
 800655a:	6942      	ldr	r2, [r0, #20]
 800655c:	4313      	orrs	r3, r2
 800655e:	69c2      	ldr	r2, [r0, #28]
 8006560:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006562:	6801      	ldr	r1, [r0, #0]
 8006564:	6808      	ldr	r0, [r1, #0]
 8006566:	4a8b      	ldr	r2, [pc, #556]	@ (8006794 <UART_SetConfig+0x244>)
 8006568:	4002      	ands	r2, r0
 800656a:	431a      	orrs	r2, r3
 800656c:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800656e:	6822      	ldr	r2, [r4, #0]
 8006570:	6853      	ldr	r3, [r2, #4]
 8006572:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006576:	68e1      	ldr	r1, [r4, #12]
 8006578:	430b      	orrs	r3, r1
 800657a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800657c:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	4b85      	ldr	r3, [pc, #532]	@ (8006798 <UART_SetConfig+0x248>)
 8006582:	429a      	cmp	r2, r3
 8006584:	d001      	beq.n	800658a <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8006586:	6a23      	ldr	r3, [r4, #32]
 8006588:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800658a:	6893      	ldr	r3, [r2, #8]
 800658c:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006590:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006594:	430b      	orrs	r3, r1
 8006596:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006598:	6822      	ldr	r2, [r4, #0]
 800659a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800659c:	f023 030f 	bic.w	r3, r3, #15
 80065a0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80065a2:	430b      	orrs	r3, r1
 80065a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065a6:	6822      	ldr	r2, [r4, #0]
 80065a8:	4b7c      	ldr	r3, [pc, #496]	@ (800679c <UART_SetConfig+0x24c>)
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d014      	beq.n	80065d8 <UART_SetConfig+0x88>
 80065ae:	4b7a      	ldr	r3, [pc, #488]	@ (8006798 <UART_SetConfig+0x248>)
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d025      	beq.n	8006600 <UART_SetConfig+0xb0>
 80065b4:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 80065b6:	4978      	ldr	r1, [pc, #480]	@ (8006798 <UART_SetConfig+0x248>)
 80065b8:	428a      	cmp	r2, r1
 80065ba:	d040      	beq.n	800663e <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065bc:	69e0      	ldr	r0, [r4, #28]
 80065be:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80065c2:	d07a      	beq.n	80066ba <UART_SetConfig+0x16a>
    switch (clocksource)
 80065c4:	3b01      	subs	r3, #1
 80065c6:	2b07      	cmp	r3, #7
 80065c8:	f200 80d6 	bhi.w	8006778 <UART_SetConfig+0x228>
 80065cc:	e8df f003 	tbb	[pc, r3]
 80065d0:	bed4a3a5 	.word	0xbed4a3a5
 80065d4:	c1d4d4d4 	.word	0xc1d4d4d4
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80065d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065e0:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065e4:	2b03      	cmp	r3, #3
 80065e6:	d809      	bhi.n	80065fc <UART_SetConfig+0xac>
 80065e8:	e8df f003 	tbb	[pc, r3]
 80065ec:	061f0402 	.word	0x061f0402
 80065f0:	2301      	movs	r3, #1
 80065f2:	e7e0      	b.n	80065b6 <UART_SetConfig+0x66>
 80065f4:	2304      	movs	r3, #4
 80065f6:	e7de      	b.n	80065b6 <UART_SetConfig+0x66>
 80065f8:	2308      	movs	r3, #8
 80065fa:	e7dc      	b.n	80065b6 <UART_SetConfig+0x66>
 80065fc:	2310      	movs	r3, #16
 80065fe:	e7da      	b.n	80065b6 <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006600:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006608:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800660c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006610:	d00d      	beq.n	800662e <UART_SetConfig+0xde>
 8006612:	d805      	bhi.n	8006620 <UART_SetConfig+0xd0>
 8006614:	b16b      	cbz	r3, 8006632 <UART_SetConfig+0xe2>
 8006616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800661a:	d10c      	bne.n	8006636 <UART_SetConfig+0xe6>
 800661c:	2304      	movs	r3, #4
 800661e:	e7ca      	b.n	80065b6 <UART_SetConfig+0x66>
 8006620:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006624:	d109      	bne.n	800663a <UART_SetConfig+0xea>
 8006626:	2308      	movs	r3, #8
 8006628:	e7c5      	b.n	80065b6 <UART_SetConfig+0x66>
 800662a:	2302      	movs	r3, #2
 800662c:	e7c3      	b.n	80065b6 <UART_SetConfig+0x66>
 800662e:	2302      	movs	r3, #2
 8006630:	e7c1      	b.n	80065b6 <UART_SetConfig+0x66>
 8006632:	2300      	movs	r3, #0
 8006634:	e7bf      	b.n	80065b6 <UART_SetConfig+0x66>
 8006636:	2310      	movs	r3, #16
 8006638:	e7bd      	b.n	80065b6 <UART_SetConfig+0x66>
 800663a:	2310      	movs	r3, #16
 800663c:	e7bb      	b.n	80065b6 <UART_SetConfig+0x66>
    switch (clocksource)
 800663e:	2b08      	cmp	r3, #8
 8006640:	f200 808a 	bhi.w	8006758 <UART_SetConfig+0x208>
 8006644:	e8df f003 	tbb	[pc, r3]
 8006648:	88378808 	.word	0x88378808
 800664c:	88888834 	.word	0x88888834
 8006650:	05          	.byte	0x05
 8006651:	00          	.byte	0x00
 8006652:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006656:	e003      	b.n	8006660 <UART_SetConfig+0x110>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006658:	f7fe fe9a 	bl	8005390 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800665c:	2800      	cmp	r0, #0
 800665e:	d07d      	beq.n	800675c <UART_SetConfig+0x20c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006660:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006662:	4b4f      	ldr	r3, [pc, #316]	@ (80067a0 <UART_SetConfig+0x250>)
 8006664:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006668:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800666c:	6865      	ldr	r5, [r4, #4]
 800666e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8006672:	4299      	cmp	r1, r3
 8006674:	d874      	bhi.n	8006760 <UART_SetConfig+0x210>
 8006676:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800667a:	d873      	bhi.n	8006764 <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800667c:	2600      	movs	r6, #0
 800667e:	4633      	mov	r3, r6
 8006680:	4631      	mov	r1, r6
 8006682:	f7f9 fd5b 	bl	800013c <__aeabi_uldivmod>
 8006686:	0209      	lsls	r1, r1, #8
 8006688:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800668c:	0200      	lsls	r0, r0, #8
 800668e:	086b      	lsrs	r3, r5, #1
 8006690:	18c0      	adds	r0, r0, r3
 8006692:	462a      	mov	r2, r5
 8006694:	4633      	mov	r3, r6
 8006696:	f141 0100 	adc.w	r1, r1, #0
 800669a:	f7f9 fd4f 	bl	800013c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800669e:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80066a2:	4b40      	ldr	r3, [pc, #256]	@ (80067a4 <UART_SetConfig+0x254>)
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d85f      	bhi.n	8006768 <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	60d8      	str	r0, [r3, #12]
 80066ac:	4630      	mov	r0, r6
 80066ae:	e064      	b.n	800677a <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 80066b0:	f7fe f940 	bl	8004934 <HAL_RCC_GetSysClockFreq>
        break;
 80066b4:	e7d2      	b.n	800665c <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 80066b6:	483c      	ldr	r0, [pc, #240]	@ (80067a8 <UART_SetConfig+0x258>)
 80066b8:	e7d2      	b.n	8006660 <UART_SetConfig+0x110>
    switch (clocksource)
 80066ba:	3b01      	subs	r3, #1
 80066bc:	2b07      	cmp	r3, #7
 80066be:	d855      	bhi.n	800676c <UART_SetConfig+0x21c>
 80066c0:	e8df f003 	tbb	[pc, r3]
 80066c4:	26540406 	.word	0x26540406
 80066c8:	0a545454 	.word	0x0a545454
 80066cc:	4836      	ldr	r0, [pc, #216]	@ (80067a8 <UART_SetConfig+0x258>)
 80066ce:	e003      	b.n	80066d8 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetPCLK2Freq();
 80066d0:	f7fe fe70 	bl	80053b4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d04b      	beq.n	8006770 <UART_SetConfig+0x220>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066d8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80066da:	4b31      	ldr	r3, [pc, #196]	@ (80067a0 <UART_SetConfig+0x250>)
 80066dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80066e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80066e4:	6862      	ldr	r2, [r4, #4]
 80066e6:	0853      	lsrs	r3, r2, #1
 80066e8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80066ec:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066f0:	f1a3 0110 	sub.w	r1, r3, #16
 80066f4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80066f8:	4291      	cmp	r1, r2
 80066fa:	d83b      	bhi.n	8006774 <UART_SetConfig+0x224>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006702:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8006706:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8006708:	6822      	ldr	r2, [r4, #0]
 800670a:	60d3      	str	r3, [r2, #12]
 800670c:	2000      	movs	r0, #0
 800670e:	e034      	b.n	800677a <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8006710:	f7fe f910 	bl	8004934 <HAL_RCC_GetSysClockFreq>
        break;
 8006714:	e7de      	b.n	80066d4 <UART_SetConfig+0x184>
    switch (clocksource)
 8006716:	4824      	ldr	r0, [pc, #144]	@ (80067a8 <UART_SetConfig+0x258>)
 8006718:	e002      	b.n	8006720 <UART_SetConfig+0x1d0>
        pclk = HAL_RCC_GetPCLK2Freq();
 800671a:	f7fe fe4b 	bl	80053b4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800671e:	b3a8      	cbz	r0, 800678c <UART_SetConfig+0x23c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006720:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006722:	4b1f      	ldr	r3, [pc, #124]	@ (80067a0 <UART_SetConfig+0x250>)
 8006724:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006728:	fbb0 f0f3 	udiv	r0, r0, r3
 800672c:	6863      	ldr	r3, [r4, #4]
 800672e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006732:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006736:	f1a0 0210 	sub.w	r2, r0, #16
 800673a:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800673e:	429a      	cmp	r2, r3
 8006740:	d826      	bhi.n	8006790 <UART_SetConfig+0x240>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	b280      	uxth	r0, r0
 8006746:	60d8      	str	r0, [r3, #12]
 8006748:	2000      	movs	r0, #0
 800674a:	e016      	b.n	800677a <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 800674c:	f7fe f8f2 	bl	8004934 <HAL_RCC_GetSysClockFreq>
        break;
 8006750:	e7e5      	b.n	800671e <UART_SetConfig+0x1ce>
        pclk = (uint32_t) LSE_VALUE;
 8006752:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006756:	e7e3      	b.n	8006720 <UART_SetConfig+0x1d0>
    switch (clocksource)
 8006758:	2001      	movs	r0, #1
 800675a:	e00e      	b.n	800677a <UART_SetConfig+0x22a>
 800675c:	2000      	movs	r0, #0
 800675e:	e00c      	b.n	800677a <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8006760:	2001      	movs	r0, #1
 8006762:	e00a      	b.n	800677a <UART_SetConfig+0x22a>
 8006764:	2001      	movs	r0, #1
 8006766:	e008      	b.n	800677a <UART_SetConfig+0x22a>
          ret = HAL_ERROR;
 8006768:	2001      	movs	r0, #1
 800676a:	e006      	b.n	800677a <UART_SetConfig+0x22a>
    switch (clocksource)
 800676c:	2001      	movs	r0, #1
 800676e:	e004      	b.n	800677a <UART_SetConfig+0x22a>
 8006770:	2000      	movs	r0, #0
 8006772:	e002      	b.n	800677a <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8006774:	2001      	movs	r0, #1
 8006776:	e000      	b.n	800677a <UART_SetConfig+0x22a>
    switch (clocksource)
 8006778:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800677a:	2301      	movs	r3, #1
 800677c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006780:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8006784:	2300      	movs	r3, #0
 8006786:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8006788:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	2000      	movs	r0, #0
 800678e:	e7f4      	b.n	800677a <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8006790:	2001      	movs	r0, #1
 8006792:	e7f2      	b.n	800677a <UART_SetConfig+0x22a>
 8006794:	cfff69f3 	.word	0xcfff69f3
 8006798:	40008000 	.word	0x40008000
 800679c:	40013800 	.word	0x40013800
 80067a0:	08009528 	.word	0x08009528
 80067a4:	000ffcff 	.word	0x000ffcff
 80067a8:	00f42400 	.word	0x00f42400

080067ac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067ac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80067ae:	f013 0f08 	tst.w	r3, #8
 80067b2:	d006      	beq.n	80067c2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067b4:	6802      	ldr	r2, [r0, #0]
 80067b6:	6853      	ldr	r3, [r2, #4]
 80067b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80067bc:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80067be:	430b      	orrs	r3, r1
 80067c0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067c2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80067c4:	f013 0f01 	tst.w	r3, #1
 80067c8:	d006      	beq.n	80067d8 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067ca:	6802      	ldr	r2, [r0, #0]
 80067cc:	6853      	ldr	r3, [r2, #4]
 80067ce:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80067d2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80067d4:	430b      	orrs	r3, r1
 80067d6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80067d8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80067da:	f013 0f02 	tst.w	r3, #2
 80067de:	d006      	beq.n	80067ee <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067e0:	6802      	ldr	r2, [r0, #0]
 80067e2:	6853      	ldr	r3, [r2, #4]
 80067e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067e8:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80067ea:	430b      	orrs	r3, r1
 80067ec:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067ee:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80067f0:	f013 0f04 	tst.w	r3, #4
 80067f4:	d006      	beq.n	8006804 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067f6:	6802      	ldr	r2, [r0, #0]
 80067f8:	6853      	ldr	r3, [r2, #4]
 80067fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067fe:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8006800:	430b      	orrs	r3, r1
 8006802:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006804:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006806:	f013 0f10 	tst.w	r3, #16
 800680a:	d006      	beq.n	800681a <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800680c:	6802      	ldr	r2, [r0, #0]
 800680e:	6893      	ldr	r3, [r2, #8]
 8006810:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006814:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8006816:	430b      	orrs	r3, r1
 8006818:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800681a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800681c:	f013 0f20 	tst.w	r3, #32
 8006820:	d006      	beq.n	8006830 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006822:	6802      	ldr	r2, [r0, #0]
 8006824:	6893      	ldr	r3, [r2, #8]
 8006826:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800682a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800682c:	430b      	orrs	r3, r1
 800682e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006830:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006832:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006836:	d00a      	beq.n	800684e <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006838:	6802      	ldr	r2, [r0, #0]
 800683a:	6853      	ldr	r3, [r2, #4]
 800683c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006840:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8006842:	430b      	orrs	r3, r1
 8006844:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006846:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006848:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800684c:	d00b      	beq.n	8006866 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800684e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006850:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006854:	d006      	beq.n	8006864 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006856:	6802      	ldr	r2, [r0, #0]
 8006858:	6853      	ldr	r3, [r2, #4]
 800685a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800685e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006860:	430b      	orrs	r3, r1
 8006862:	6053      	str	r3, [r2, #4]
}
 8006864:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006866:	6802      	ldr	r2, [r0, #0]
 8006868:	6853      	ldr	r3, [r2, #4]
 800686a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800686e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8006870:	430b      	orrs	r3, r1
 8006872:	6053      	str	r3, [r2, #4]
 8006874:	e7eb      	b.n	800684e <UART_AdvFeatureConfig+0xa2>

08006876 <UART_WaitOnFlagUntilTimeout>:
{
 8006876:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800687a:	4605      	mov	r5, r0
 800687c:	460e      	mov	r6, r1
 800687e:	4617      	mov	r7, r2
 8006880:	4699      	mov	r9, r3
 8006882:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006886:	682b      	ldr	r3, [r5, #0]
 8006888:	69dc      	ldr	r4, [r3, #28]
 800688a:	ea36 0404 	bics.w	r4, r6, r4
 800688e:	bf0c      	ite	eq
 8006890:	2401      	moveq	r4, #1
 8006892:	2400      	movne	r4, #0
 8006894:	42bc      	cmp	r4, r7
 8006896:	d136      	bne.n	8006906 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8006898:	f1b8 3fff 	cmp.w	r8, #4294967295
 800689c:	d0f3      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800689e:	f7fc f801 	bl	80028a4 <HAL_GetTick>
 80068a2:	eba0 0009 	sub.w	r0, r0, r9
 80068a6:	4540      	cmp	r0, r8
 80068a8:	d830      	bhi.n	800690c <UART_WaitOnFlagUntilTimeout+0x96>
 80068aa:	f1b8 0f00 	cmp.w	r8, #0
 80068ae:	d02f      	beq.n	8006910 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068b0:	682b      	ldr	r3, [r5, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	f012 0f04 	tst.w	r2, #4
 80068b8:	d0e5      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x10>
 80068ba:	2e80      	cmp	r6, #128	@ 0x80
 80068bc:	d0e3      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x10>
 80068be:	2e40      	cmp	r6, #64	@ 0x40
 80068c0:	d0e1      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068c2:	69da      	ldr	r2, [r3, #28]
 80068c4:	f012 0f08 	tst.w	r2, #8
 80068c8:	d111      	bne.n	80068ee <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068ca:	69da      	ldr	r2, [r3, #28]
 80068cc:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80068d0:	d0d9      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068d6:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80068d8:	4628      	mov	r0, r5
 80068da:	f7ff fe0e 	bl	80064fa <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068de:	2320      	movs	r3, #32
 80068e0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80068e4:	2300      	movs	r3, #0
 80068e6:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80068ea:	2003      	movs	r0, #3
 80068ec:	e00c      	b.n	8006908 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068ee:	2408      	movs	r4, #8
 80068f0:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80068f2:	4628      	mov	r0, r5
 80068f4:	f7ff fe01 	bl	80064fa <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068f8:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80068fc:	2300      	movs	r3, #0
 80068fe:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8006902:	2001      	movs	r0, #1
 8006904:	e000      	b.n	8006908 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8006906:	2000      	movs	r0, #0
}
 8006908:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800690c:	2003      	movs	r0, #3
 800690e:	e7fb      	b.n	8006908 <UART_WaitOnFlagUntilTimeout+0x92>
 8006910:	2003      	movs	r0, #3
 8006912:	e7f9      	b.n	8006908 <UART_WaitOnFlagUntilTimeout+0x92>

08006914 <UART_CheckIdleState>:
{
 8006914:	b530      	push	{r4, r5, lr}
 8006916:	b083      	sub	sp, #12
 8006918:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800691a:	2300      	movs	r3, #0
 800691c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8006920:	f7fb ffc0 	bl	80028a4 <HAL_GetTick>
 8006924:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006926:	6822      	ldr	r2, [r4, #0]
 8006928:	6812      	ldr	r2, [r2, #0]
 800692a:	f012 0f08 	tst.w	r2, #8
 800692e:	d110      	bne.n	8006952 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006930:	6823      	ldr	r3, [r4, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f013 0f04 	tst.w	r3, #4
 8006938:	d128      	bne.n	800698c <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800693a:	2320      	movs	r3, #32
 800693c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006940:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006944:	2000      	movs	r0, #0
 8006946:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006948:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800694a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800694e:	b003      	add	sp, #12
 8006950:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006952:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	4603      	mov	r3, r0
 800695a:	2200      	movs	r2, #0
 800695c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006960:	4620      	mov	r0, r4
 8006962:	f7ff ff88 	bl	8006876 <UART_WaitOnFlagUntilTimeout>
 8006966:	2800      	cmp	r0, #0
 8006968:	d0e2      	beq.n	8006930 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800696a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696c:	e852 3f00 	ldrex	r3, [r2]
 8006970:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	e842 3100 	strex	r1, r3, [r2]
 8006978:	2900      	cmp	r1, #0
 800697a:	d1f6      	bne.n	800696a <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800697c:	2320      	movs	r3, #32
 800697e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8006982:	2300      	movs	r3, #0
 8006984:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8006988:	2003      	movs	r0, #3
 800698a:	e7e0      	b.n	800694e <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800698c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	462b      	mov	r3, r5
 8006994:	2200      	movs	r2, #0
 8006996:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800699a:	4620      	mov	r0, r4
 800699c:	f7ff ff6b 	bl	8006876 <UART_WaitOnFlagUntilTimeout>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	d0ca      	beq.n	800693a <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069a4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a6:	e852 3f00 	ldrex	r3, [r2]
 80069aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ae:	e842 3100 	strex	r1, r3, [r2]
 80069b2:	2900      	cmp	r1, #0
 80069b4:	d1f6      	bne.n	80069a4 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b8:	f102 0308 	add.w	r3, r2, #8
 80069bc:	e853 3f00 	ldrex	r3, [r3]
 80069c0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c4:	3208      	adds	r2, #8
 80069c6:	e842 3100 	strex	r1, r3, [r2]
 80069ca:	2900      	cmp	r1, #0
 80069cc:	d1f3      	bne.n	80069b6 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80069ce:	2320      	movs	r3, #32
 80069d0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80069d4:	2300      	movs	r3, #0
 80069d6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80069da:	2003      	movs	r0, #3
 80069dc:	e7b7      	b.n	800694e <UART_CheckIdleState+0x3a>

080069de <HAL_UART_Init>:
  if (huart == NULL)
 80069de:	b378      	cbz	r0, 8006a40 <HAL_UART_Init+0x62>
{
 80069e0:	b510      	push	{r4, lr}
 80069e2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80069e4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80069e8:	b30b      	cbz	r3, 8006a2e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80069ea:	2324      	movs	r3, #36	@ 0x24
 80069ec:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80069f0:	6822      	ldr	r2, [r4, #0]
 80069f2:	6813      	ldr	r3, [r2, #0]
 80069f4:	f023 0301 	bic.w	r3, r3, #1
 80069f8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069fa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80069fc:	b9e3      	cbnz	r3, 8006a38 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069fe:	4620      	mov	r0, r4
 8006a00:	f7ff fda6 	bl	8006550 <UART_SetConfig>
 8006a04:	2801      	cmp	r0, #1
 8006a06:	d011      	beq.n	8006a2c <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a08:	6822      	ldr	r2, [r4, #0]
 8006a0a:	6853      	ldr	r3, [r2, #4]
 8006a0c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8006a10:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	6893      	ldr	r3, [r2, #8]
 8006a16:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8006a1a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006a1c:	6822      	ldr	r2, [r4, #0]
 8006a1e:	6813      	ldr	r3, [r2, #0]
 8006a20:	f043 0301 	orr.w	r3, r3, #1
 8006a24:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006a26:	4620      	mov	r0, r4
 8006a28:	f7ff ff74 	bl	8006914 <UART_CheckIdleState>
}
 8006a2c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006a2e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006a32:	f7fc fe9f 	bl	8003774 <HAL_UART_MspInit>
 8006a36:	e7d8      	b.n	80069ea <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f7ff feb7 	bl	80067ac <UART_AdvFeatureConfig>
 8006a3e:	e7de      	b.n	80069fe <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8006a40:	2001      	movs	r0, #1
}
 8006a42:	4770      	bx	lr

08006a44 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a44:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8006a46:	b92b      	cbnz	r3, 8006a54 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a4e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8006a52:	4770      	bx	lr
{
 8006a54:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a56:	6803      	ldr	r3, [r0, #0]
 8006a58:	689a      	ldr	r2, [r3, #8]
 8006a5a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a5e:	6899      	ldr	r1, [r3, #8]
 8006a60:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a62:	4d09      	ldr	r5, [pc, #36]	@ (8006a88 <UARTEx_SetNbDataToProcess+0x44>)
 8006a64:	5c6b      	ldrb	r3, [r5, r1]
 8006a66:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a68:	4c08      	ldr	r4, [pc, #32]	@ (8006a8c <UARTEx_SetNbDataToProcess+0x48>)
 8006a6a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a6c:	fb93 f3f1 	sdiv	r3, r3, r1
 8006a70:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a74:	5cab      	ldrb	r3, [r5, r2]
 8006a76:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a78:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a7e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8006a82:	bc30      	pop	{r4, r5}
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	08009548 	.word	0x08009548
 8006a8c:	08009540 	.word	0x08009540

08006a90 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006a90:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d018      	beq.n	8006aca <HAL_UARTEx_DisableFifoMode+0x3a>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006a9e:	2324      	movs	r3, #36	@ 0x24
 8006aa0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006aa4:	6803      	ldr	r3, [r0, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006aa8:	6819      	ldr	r1, [r3, #0]
 8006aaa:	f021 0101 	bic.w	r1, r1, #1
 8006aae:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ab0:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ab8:	6801      	ldr	r1, [r0, #0]
 8006aba:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006abc:	2220      	movs	r2, #32
 8006abe:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006ac2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006aca:	2002      	movs	r0, #2
}
 8006acc:	4770      	bx	lr

08006ace <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006ace:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006ad0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d01d      	beq.n	8006b14 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006ad8:	4604      	mov	r4, r0
 8006ada:	2301      	movs	r3, #1
 8006adc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006ae0:	2324      	movs	r3, #36	@ 0x24
 8006ae2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ae6:	6803      	ldr	r3, [r0, #0]
 8006ae8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	f022 0201 	bic.w	r2, r2, #1
 8006af0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006af2:	6802      	ldr	r2, [r0, #0]
 8006af4:	6893      	ldr	r3, [r2, #8]
 8006af6:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8006afa:	4319      	orrs	r1, r3
 8006afc:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006afe:	f7ff ffa1 	bl	8006a44 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b02:	6823      	ldr	r3, [r4, #0]
 8006b04:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006b06:	2320      	movs	r3, #32
 8006b08:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006b12:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006b14:	2002      	movs	r0, #2
 8006b16:	e7fc      	b.n	8006b12 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006b18 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006b18:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006b1a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d01d      	beq.n	8006b5e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006b22:	4604      	mov	r4, r0
 8006b24:	2301      	movs	r3, #1
 8006b26:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006b2a:	2324      	movs	r3, #36	@ 0x24
 8006b2c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b30:	6803      	ldr	r3, [r0, #0]
 8006b32:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	f022 0201 	bic.w	r2, r2, #1
 8006b3a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006b3c:	6802      	ldr	r2, [r0, #0]
 8006b3e:	6893      	ldr	r3, [r2, #8]
 8006b40:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8006b44:	4319      	orrs	r1, r3
 8006b46:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006b48:	f7ff ff7c 	bl	8006a44 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006b50:	2320      	movs	r3, #32
 8006b52:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006b56:	2000      	movs	r0, #0
 8006b58:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006b5c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006b5e:	2002      	movs	r0, #2
 8006b60:	e7fc      	b.n	8006b5c <HAL_UARTEx_SetRxFifoThreshold+0x44>

08006b62 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006b62:	e7fe      	b.n	8006b62 <NMI_Handler>

08006b64 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006b64:	e7fe      	b.n	8006b64 <HardFault_Handler>

08006b66 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006b66:	e7fe      	b.n	8006b66 <MemManage_Handler>

08006b68 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006b68:	e7fe      	b.n	8006b68 <BusFault_Handler>

08006b6a <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006b6a:	e7fe      	b.n	8006b6a <UsageFault_Handler>

08006b6c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006b6c:	4770      	bx	lr

08006b6e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006b6e:	4770      	bx	lr

08006b70 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006b70:	4770      	bx	lr

08006b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006b72:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006b74:	f7fb fe8a 	bl	800288c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006b78:	bd08      	pop	{r3, pc}
	...

08006b7c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8006b7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006b7e:	4802      	ldr	r0, [pc, #8]	@ (8006b88 <USB_LP_IRQHandler+0xc>)
 8006b80:	f7fd fbfa 	bl	8004378 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8006b84:	bd08      	pop	{r3, pc}
 8006b86:	bf00      	nop
 8006b88:	2000097c 	.word	0x2000097c

08006b8c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006b8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006b8e:	4803      	ldr	r0, [pc, #12]	@ (8006b9c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8006b90:	f7ff f8d6 	bl	8005d40 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8006b94:	4802      	ldr	r0, [pc, #8]	@ (8006ba0 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8006b96:	f7ff f8d3 	bl	8005d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8006b9a:	bd08      	pop	{r3, pc}
 8006b9c:	20000440 	.word	0x20000440
 8006ba0:	200003a8 	.word	0x200003a8

08006ba4 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8006ba4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8006ba6:	f7fc fb47 	bl	8003238 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8006baa:	bd08      	pop	{r3, pc}

08006bac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006bac:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006bae:	2000      	movs	r0, #0
 8006bb0:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006bb4:	f64b 7280 	movw	r2, #49024	@ 0xbf80
 8006bb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8006bbc:	4770      	bx	lr

08006bbe <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006bbe:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 8006bc2:	f423 537e 	bic.w	r3, r3, #16256	@ 0x3f80
 8006bc6:	045b      	lsls	r3, r3, #17
 8006bc8:	0c5b      	lsrs	r3, r3, #17
 8006bca:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 8006bce:	2000      	movs	r0, #0
 8006bd0:	4770      	bx	lr

08006bd2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	a802      	add	r0, sp, #8
 8006bd8:	e900 0006 	stmdb	r0, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006be2:	2000      	movs	r0, #0
 8006be4:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006be8:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006bec:	f8a3 0050 	strh.w	r0, [r3, #80]	@ 0x50

  return HAL_OK;
}
 8006bf0:	b002      	add	sp, #8
 8006bf2:	4770      	bx	lr

08006bf4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bf4:	b510      	push	{r4, lr}
 8006bf6:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006bf8:	f891 c000 	ldrb.w	ip, [r1]
 8006bfc:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
 8006c00:	b292      	uxth	r2, r2
 8006c02:	f422 42ec 	bic.w	r2, r2, #30208	@ 0x7600
 8006c06:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006c0a:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 8006c0c:	78c8      	ldrb	r0, [r1, #3]
 8006c0e:	2803      	cmp	r0, #3
 8006c10:	d861      	bhi.n	8006cd6 <USB_ActivateEndpoint+0xe2>
 8006c12:	e8df f000 	tbb	[pc, r0]
 8006c16:	5c55      	.short	0x5c55
 8006c18:	5802      	.short	0x5802
 8006c1a:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006c1c:	f248 0e80 	movw	lr, #32896	@ 0x8080
 8006c20:	ea42 020e 	orr.w	r2, r2, lr
 8006c24:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006c28:	f891 c000 	ldrb.w	ip, [r1]
 8006c2c:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8006c30:	b292      	uxth	r2, r2
 8006c32:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006c36:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006c3a:	ea4c 0202 	orr.w	r2, ip, r2
 8006c3e:	ea42 020e 	orr.w	r2, r2, lr
 8006c42:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 8006c46:	7b0a      	ldrb	r2, [r1, #12]
 8006c48:	2a00      	cmp	r2, #0
 8006c4a:	f040 80dc 	bne.w	8006e06 <USB_ActivateEndpoint+0x212>
  {
    if (ep->is_in != 0U)
 8006c4e:	784a      	ldrb	r2, [r1, #1]
 8006c50:	2a00      	cmp	r2, #0
 8006c52:	d051      	beq.n	8006cf8 <USB_ActivateEndpoint+0x104>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006c54:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006c58:	fa13 f282 	uxtah	r2, r3, r2
 8006c5c:	780c      	ldrb	r4, [r1, #0]
 8006c5e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006c62:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8006c66:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006c6a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006c6e:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c72:	780c      	ldrb	r4, [r1, #0]
 8006c74:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006c78:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006c7c:	d00c      	beq.n	8006c98 <USB_ActivateEndpoint+0xa4>
 8006c7e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006c82:	b292      	uxth	r2, r2
 8006c84:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006c88:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006c8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c90:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8006c94:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8006c98:	78ca      	ldrb	r2, [r1, #3]
 8006c9a:	2a01      	cmp	r2, #1
 8006c9c:	d01d      	beq.n	8006cda <USB_ActivateEndpoint+0xe6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c9e:	7809      	ldrb	r1, [r1, #0]
 8006ca0:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006ca4:	b292      	uxth	r2, r2
 8006ca6:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006caa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cae:	f082 0220 	eor.w	r2, r2, #32
 8006cb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006cb6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006cba:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006cbe:	e1c3      	b.n	8007048 <USB_ActivateEndpoint+0x454>
      wEpRegVal |= USB_EP_CONTROL;
 8006cc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
      break;
 8006cc4:	e7aa      	b.n	8006c1c <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 8006cc6:	f442 62c0 	orr.w	r2, r2, #1536	@ 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8006cca:	2000      	movs	r0, #0
      break;
 8006ccc:	e7a6      	b.n	8006c1c <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006cce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8006cd2:	2000      	movs	r0, #0
      break;
 8006cd4:	e7a2      	b.n	8006c1c <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 8006cd6:	2001      	movs	r0, #1
 8006cd8:	e7a0      	b.n	8006c1c <USB_ActivateEndpoint+0x28>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006cda:	7809      	ldrb	r1, [r1, #0]
 8006cdc:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006ce0:	b292      	uxth	r2, r2
 8006ce2:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006cee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006cf2:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006cf6:	e1a7      	b.n	8007048 <USB_ActivateEndpoint+0x454>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006cf8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006cfc:	fa13 f282 	uxtah	r2, r3, r2
 8006d00:	780c      	ldrb	r4, [r1, #0]
 8006d02:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006d06:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8006d0a:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006d0e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006d12:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006d16:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006d1a:	fa13 f282 	uxtah	r2, r3, r2
 8006d1e:	780c      	ldrb	r4, [r1, #0]
 8006d20:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006d24:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 8006d28:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8006d2c:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
 8006d30:	690c      	ldr	r4, [r1, #16]
 8006d32:	bb74      	cbnz	r4, 8006d92 <USB_ActivateEndpoint+0x19e>
 8006d34:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 8006d38:	ea6f 4c4c 	mvn.w	ip, ip, lsl #17
 8006d3c:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 8006d40:	fa1f fc8c 	uxth.w	ip, ip
 8006d44:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d48:	780c      	ldrb	r4, [r1, #0]
 8006d4a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006d4e:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8006d52:	d00c      	beq.n	8006d6e <USB_ActivateEndpoint+0x17a>
 8006d54:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006d58:	b292      	uxth	r2, r2
 8006d5a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006d5e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006d62:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8006d66:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006d6a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->num == 0U)
 8006d6e:	7809      	ldrb	r1, [r1, #0]
 8006d70:	bbc9      	cbnz	r1, 8006de6 <USB_ActivateEndpoint+0x1f2>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006d72:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006d76:	b292      	uxth	r2, r2
 8006d78:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006d7c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006d80:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8006d84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006d8c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006d90:	e15a      	b.n	8007048 <USB_ActivateEndpoint+0x454>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006d92:	2c3e      	cmp	r4, #62	@ 0x3e
 8006d94:	d812      	bhi.n	8006dbc <USB_ActivateEndpoint+0x1c8>
 8006d96:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8006d9a:	f014 0f01 	tst.w	r4, #1
 8006d9e:	d001      	beq.n	8006da4 <USB_ActivateEndpoint+0x1b0>
 8006da0:	f10c 0c01 	add.w	ip, ip, #1
 8006da4:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8006da8:	b2a4      	uxth	r4, r4
 8006daa:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006dae:	fa1f fc8c 	uxth.w	ip, ip
 8006db2:	ea44 040c 	orr.w	r4, r4, ip
 8006db6:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8006dba:	e7c5      	b.n	8006d48 <USB_ActivateEndpoint+0x154>
 8006dbc:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8006dc0:	f014 0f1f 	tst.w	r4, #31
 8006dc4:	d101      	bne.n	8006dca <USB_ActivateEndpoint+0x1d6>
 8006dc6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006dca:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8006dce:	b2a4      	uxth	r4, r4
 8006dd0:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006dd4:	fa1f fc8c 	uxth.w	ip, ip
 8006dd8:	ea44 040c 	orr.w	r4, r4, ip
 8006ddc:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8006de0:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8006de4:	e7b0      	b.n	8006d48 <USB_ActivateEndpoint+0x154>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006de6:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006dea:	b292      	uxth	r2, r2
 8006dec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006df0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006df4:	f482 5200 	eor.w	r2, r2, #8192	@ 0x2000
 8006df8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006dfc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006e00:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006e04:	e120      	b.n	8007048 <USB_ActivateEndpoint+0x454>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006e06:	78ca      	ldrb	r2, [r1, #3]
 8006e08:	2a02      	cmp	r2, #2
 8006e0a:	d074      	beq.n	8006ef6 <USB_ActivateEndpoint+0x302>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006e0c:	f891 c000 	ldrb.w	ip, [r1]
 8006e10:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8006e14:	b292      	uxth	r2, r2
 8006e16:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 8006e1a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006e1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006e26:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006e2a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006e2e:	fa13 f282 	uxtah	r2, r3, r2
 8006e32:	f891 c000 	ldrb.w	ip, [r1]
 8006e36:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006e3a:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8006e3e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006e42:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006e46:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
 8006e4a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006e4e:	fa13 f282 	uxtah	r2, r3, r2
 8006e52:	f891 c000 	ldrb.w	ip, [r1]
 8006e56:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006e5a:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8006e5e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006e62:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006e66:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

    if (ep->is_in == 0U)
 8006e6a:	784a      	ldrb	r2, [r1, #1]
 8006e6c:	2a00      	cmp	r2, #0
 8006e6e:	f040 80f7 	bne.w	8007060 <USB_ActivateEndpoint+0x46c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e72:	780c      	ldrb	r4, [r1, #0]
 8006e74:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006e78:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8006e7c:	d00c      	beq.n	8006e98 <USB_ActivateEndpoint+0x2a4>
 8006e7e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006e82:	b292      	uxth	r2, r2
 8006e84:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006e88:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006e8c:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8006e90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006e94:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e98:	780c      	ldrb	r4, [r1, #0]
 8006e9a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006e9e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006ea2:	d00c      	beq.n	8006ebe <USB_ActivateEndpoint+0x2ca>
 8006ea4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006ea8:	b292      	uxth	r2, r2
 8006eaa:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006eae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006eb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006eb6:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8006eba:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006ebe:	784a      	ldrb	r2, [r1, #1]
 8006ec0:	2a00      	cmp	r2, #0
 8006ec2:	d151      	bne.n	8006f68 <USB_ActivateEndpoint+0x374>
 8006ec4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006ec8:	fa13 f282 	uxtah	r2, r3, r2
 8006ecc:	780c      	ldrb	r4, [r1, #0]
 8006ece:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006ed2:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8006ed6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8006eda:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8006ede:	690c      	ldr	r4, [r1, #16]
 8006ee0:	b9c4      	cbnz	r4, 8006f14 <USB_ActivateEndpoint+0x320>
 8006ee2:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8006ee6:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8006eea:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8006eee:	b2a4      	uxth	r4, r4
 8006ef0:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8006ef4:	e03a      	b.n	8006f6c <USB_ActivateEndpoint+0x378>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006ef6:	780c      	ldrb	r4, [r1, #0]
 8006ef8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006efc:	b292      	uxth	r2, r2
 8006efe:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8006f02:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006f06:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 8006f0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006f0e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8006f12:	e78a      	b.n	8006e2a <USB_ActivateEndpoint+0x236>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006f14:	2c3e      	cmp	r4, #62	@ 0x3e
 8006f16:	d812      	bhi.n	8006f3e <USB_ActivateEndpoint+0x34a>
 8006f18:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8006f1c:	f014 0f01 	tst.w	r4, #1
 8006f20:	d001      	beq.n	8006f26 <USB_ActivateEndpoint+0x332>
 8006f22:	f10c 0c01 	add.w	ip, ip, #1
 8006f26:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8006f2a:	b2a4      	uxth	r4, r4
 8006f2c:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006f30:	fa1f fc8c 	uxth.w	ip, ip
 8006f34:	ea44 040c 	orr.w	r4, r4, ip
 8006f38:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8006f3c:	e016      	b.n	8006f6c <USB_ActivateEndpoint+0x378>
 8006f3e:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8006f42:	f014 0f1f 	tst.w	r4, #31
 8006f46:	d101      	bne.n	8006f4c <USB_ActivateEndpoint+0x358>
 8006f48:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006f4c:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 8006f50:	b2a4      	uxth	r4, r4
 8006f52:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006f56:	fa1f fc8c 	uxth.w	ip, ip
 8006f5a:	ea44 040c 	orr.w	r4, r4, ip
 8006f5e:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8006f62:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8006f66:	e001      	b.n	8006f6c <USB_ActivateEndpoint+0x378>
 8006f68:	2a01      	cmp	r2, #1
 8006f6a:	d01b      	beq.n	8006fa4 <USB_ActivateEndpoint+0x3b0>
 8006f6c:	784a      	ldrb	r2, [r1, #1]
 8006f6e:	2a00      	cmp	r2, #0
 8006f70:	d14d      	bne.n	800700e <USB_ActivateEndpoint+0x41a>
 8006f72:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006f76:	fa13 f282 	uxtah	r2, r3, r2
 8006f7a:	780c      	ldrb	r4, [r1, #0]
 8006f7c:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006f80:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8006f84:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8006f88:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8006f8c:	690c      	ldr	r4, [r1, #16]
 8006f8e:	b9a4      	cbnz	r4, 8006fba <USB_ActivateEndpoint+0x3c6>
 8006f90:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8006f94:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8006f98:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8006f9c:	b2a4      	uxth	r4, r4
 8006f9e:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8006fa2:	e036      	b.n	8007012 <USB_ActivateEndpoint+0x41e>
 8006fa4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8006fa8:	fa13 f282 	uxtah	r2, r3, r2
 8006fac:	780c      	ldrb	r4, [r1, #0]
 8006fae:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006fb2:	8a0c      	ldrh	r4, [r1, #16]
 8006fb4:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8006fb8:	e7d8      	b.n	8006f6c <USB_ActivateEndpoint+0x378>
 8006fba:	2c3e      	cmp	r4, #62	@ 0x3e
 8006fbc:	d812      	bhi.n	8006fe4 <USB_ActivateEndpoint+0x3f0>
 8006fbe:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8006fc2:	f014 0f01 	tst.w	r4, #1
 8006fc6:	d001      	beq.n	8006fcc <USB_ActivateEndpoint+0x3d8>
 8006fc8:	f10c 0c01 	add.w	ip, ip, #1
 8006fcc:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8006fd0:	b2a4      	uxth	r4, r4
 8006fd2:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006fd6:	fa1f fc8c 	uxth.w	ip, ip
 8006fda:	ea44 040c 	orr.w	r4, r4, ip
 8006fde:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8006fe2:	e016      	b.n	8007012 <USB_ActivateEndpoint+0x41e>
 8006fe4:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8006fe8:	f014 0f1f 	tst.w	r4, #31
 8006fec:	d101      	bne.n	8006ff2 <USB_ActivateEndpoint+0x3fe>
 8006fee:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006ff2:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8006ff6:	b2a4      	uxth	r4, r4
 8006ff8:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006ffc:	fa1f fc8c 	uxth.w	ip, ip
 8007000:	ea44 040c 	orr.w	r4, r4, ip
 8007004:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8007008:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800700c:	e001      	b.n	8007012 <USB_ActivateEndpoint+0x41e>
 800700e:	2a01      	cmp	r2, #1
 8007010:	d01b      	beq.n	800704a <USB_ActivateEndpoint+0x456>

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007012:	f891 c000 	ldrb.w	ip, [r1]
 8007016:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 800701a:	b292      	uxth	r2, r2
 800701c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007020:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007024:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8007028:	f248 0480 	movw	r4, #32896	@ 0x8080
 800702c:	4322      	orrs	r2, r4
 800702e:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007032:	7809      	ldrb	r1, [r1, #0]
 8007034:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8007038:	b292      	uxth	r2, r2
 800703a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800703e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007042:	4322      	orrs	r2, r4
 8007044:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8007048:	bd10      	pop	{r4, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800704a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 800704e:	fa13 f282 	uxtah	r2, r3, r2
 8007052:	780c      	ldrb	r4, [r1, #0]
 8007054:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007058:	8a0c      	ldrh	r4, [r1, #16]
 800705a:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800705e:	e7d8      	b.n	8007012 <USB_ActivateEndpoint+0x41e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007060:	780c      	ldrb	r4, [r1, #0]
 8007062:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007066:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800706a:	d00c      	beq.n	8007086 <USB_ActivateEndpoint+0x492>
 800706c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007070:	b292      	uxth	r2, r2
 8007072:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007076:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800707a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800707e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007082:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007086:	780c      	ldrb	r4, [r1, #0]
 8007088:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800708c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007090:	d00c      	beq.n	80070ac <USB_ActivateEndpoint+0x4b8>
 8007092:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8007096:	b292      	uxth	r2, r2
 8007098:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800709c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80070a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070a4:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 80070a8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 80070ac:	78ca      	ldrb	r2, [r1, #3]
 80070ae:	2a01      	cmp	r2, #1
 80070b0:	d01e      	beq.n	80070f0 <USB_ActivateEndpoint+0x4fc>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80070b2:	780c      	ldrb	r4, [r1, #0]
 80070b4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80070b8:	b292      	uxth	r2, r2
 80070ba:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80070be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070c2:	f082 0220 	eor.w	r2, r2, #32
 80070c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070ca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80070ce:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80070d2:	7809      	ldrb	r1, [r1, #0]
 80070d4:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80070d8:	b292      	uxth	r2, r2
 80070da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80070de:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80070e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80070ea:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80070ee:	e7ab      	b.n	8007048 <USB_ActivateEndpoint+0x454>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80070f0:	780c      	ldrb	r4, [r1, #0]
 80070f2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80070f6:	b292      	uxth	r2, r2
 80070f8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80070fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007100:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007104:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007108:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 800710c:	e7e1      	b.n	80070d2 <USB_ActivateEndpoint+0x4de>

0800710e <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800710e:	7b0b      	ldrb	r3, [r1, #12]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d146      	bne.n	80071a2 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8007114:	784b      	ldrb	r3, [r1, #1]
 8007116:	b313      	cbz	r3, 800715e <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007118:	780a      	ldrb	r2, [r1, #0]
 800711a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800711e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007122:	d00c      	beq.n	800713e <USB_DeactivateEndpoint+0x30>
 8007124:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007128:	b29b      	uxth	r3, r3
 800712a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800712e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007136:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800713a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800713e:	780a      	ldrb	r2, [r1, #0]
 8007140:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007144:	b29b      	uxth	r3, r3
 8007146:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800714a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800714e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007156:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800715a:	2000      	movs	r0, #0
 800715c:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800715e:	780a      	ldrb	r2, [r1, #0]
 8007160:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007164:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8007168:	d00c      	beq.n	8007184 <USB_DeactivateEndpoint+0x76>
 800716a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800716e:	b29b      	uxth	r3, r3
 8007170:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007178:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800717c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007180:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007184:	780a      	ldrb	r2, [r1, #0]
 8007186:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800718a:	b29b      	uxth	r3, r3
 800718c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007190:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800719c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80071a0:	e7db      	b.n	800715a <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 80071a2:	784b      	ldrb	r3, [r1, #1]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d14e      	bne.n	8007246 <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071a8:	780a      	ldrb	r2, [r1, #0]
 80071aa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80071ae:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80071b2:	d00c      	beq.n	80071ce <USB_DeactivateEndpoint+0xc0>
 80071b4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071ca:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80071ce:	780a      	ldrb	r2, [r1, #0]
 80071d0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80071d4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80071d8:	d00c      	beq.n	80071f4 <USB_DeactivateEndpoint+0xe6>
 80071da:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80071de:	b29b      	uxth	r3, r3
 80071e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80071f0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 80071f4:	780a      	ldrb	r2, [r1, #0]
 80071f6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007200:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007204:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007208:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800720c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007210:	780a      	ldrb	r2, [r1, #0]
 8007212:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007216:	b29b      	uxth	r3, r3
 8007218:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800721c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007220:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8007224:	ea43 030c 	orr.w	r3, r3, ip
 8007228:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800722c:	780a      	ldrb	r2, [r1, #0]
 800722e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007232:	b29b      	uxth	r3, r3
 8007234:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007238:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800723c:	ea43 030c 	orr.w	r3, r3, ip
 8007240:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8007244:	e789      	b.n	800715a <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007246:	780a      	ldrb	r2, [r1, #0]
 8007248:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800724c:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8007250:	d00c      	beq.n	800726c <USB_DeactivateEndpoint+0x15e>
 8007252:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007256:	b29b      	uxth	r3, r3
 8007258:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800725c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007260:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007268:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800726c:	780a      	ldrb	r2, [r1, #0]
 800726e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007272:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007276:	d00c      	beq.n	8007292 <USB_DeactivateEndpoint+0x184>
 8007278:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800727c:	b29b      	uxth	r3, r3
 800727e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800728a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800728e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8007292:	780a      	ldrb	r2, [r1, #0]
 8007294:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007298:	b29b      	uxth	r3, r3
 800729a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800729e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072aa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072ae:	780a      	ldrb	r2, [r1, #0]
 80072b0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072be:	f248 0c80 	movw	ip, #32896	@ 0x8080
 80072c2:	ea43 030c 	orr.w	r3, r3, ip
 80072c6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80072ca:	780a      	ldrb	r2, [r1, #0]
 80072cc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072da:	ea43 030c 	orr.w	r3, r3, ip
 80072de:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80072e2:	e73a      	b.n	800715a <USB_DeactivateEndpoint+0x4c>

080072e4 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 80072e4:	784b      	ldrb	r3, [r1, #1]
 80072e6:	b18b      	cbz	r3, 800730c <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80072e8:	780a      	ldrb	r2, [r1, #0]
 80072ea:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072f8:	f083 0310 	eor.w	r3, r3, #16
 80072fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007300:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007304:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8007308:	2000      	movs	r0, #0
 800730a:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800730c:	780a      	ldrb	r2, [r1, #0]
 800730e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007312:	b29b      	uxth	r3, r3
 8007314:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007318:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800731c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007328:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800732c:	e7ec      	b.n	8007308 <USB_EPSetStall+0x24>

0800732e <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800732e:	784b      	ldrb	r3, [r1, #1]
 8007330:	b333      	cbz	r3, 8007380 <USB_EPClearStall+0x52>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007332:	780a      	ldrb	r2, [r1, #0]
 8007334:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007338:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800733c:	d00c      	beq.n	8007358 <USB_EPClearStall+0x2a>
 800733e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007342:	b29b      	uxth	r3, r3
 8007344:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007348:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800734c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007350:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007354:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 8007358:	78cb      	ldrb	r3, [r1, #3]
 800735a:	2b01      	cmp	r3, #1
 800735c:	d033      	beq.n	80073c6 <USB_EPClearStall+0x98>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800735e:	780a      	ldrb	r2, [r1, #0]
 8007360:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007364:	b29b      	uxth	r3, r3
 8007366:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800736a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800736e:	f083 0320 	eor.w	r3, r3, #32
 8007372:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800737a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800737e:	e022      	b.n	80073c6 <USB_EPClearStall+0x98>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007380:	780a      	ldrb	r2, [r1, #0]
 8007382:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007386:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800738a:	d00c      	beq.n	80073a6 <USB_EPClearStall+0x78>
 800738c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007390:	b29b      	uxth	r3, r3
 8007392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800739a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800739e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073a2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80073a6:	780a      	ldrb	r2, [r1, #0]
 80073a8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073b6:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 80073ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073c2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 80073c6:	2000      	movs	r0, #0
 80073c8:	4770      	bx	lr

080073ca <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 80073ca:	b911      	cbnz	r1, 80073d2 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80073cc:	2380      	movs	r3, #128	@ 0x80
 80073ce:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 80073d2:	2000      	movs	r0, #0
 80073d4:	4770      	bx	lr

080073d6 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80073d6:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 80073da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58

  return HAL_OK;
}
 80073e8:	2000      	movs	r0, #0
 80073ea:	4770      	bx	lr

080073ec <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80073ec:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 80073f0:	b280      	uxth	r0, r0
 80073f2:	4770      	bx	lr

080073f4 <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80073f4:	3301      	adds	r3, #1
 80073f6:	085b      	lsrs	r3, r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80073f8:	4402      	add	r2, r0
 80073fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 80073fe:	e008      	b.n	8007412 <USB_WritePMA+0x1e>
  {
    WrVal = pBuf[0];
 8007400:	7808      	ldrb	r0, [r1, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007402:	f891 c001 	ldrb.w	ip, [r1, #1]
 8007406:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 800740a:	f822 0b02 	strh.w	r0, [r2], #2
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 800740e:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8007410:	3b01      	subs	r3, #1
 8007412:	2b00      	cmp	r3, #0
 8007414:	d1f4      	bne.n	8007400 <USB_WritePMA+0xc>
  }
}
 8007416:	4770      	bx	lr

08007418 <USB_EPStartXfer>:
{
 8007418:	b570      	push	{r4, r5, r6, lr}
 800741a:	4605      	mov	r5, r0
 800741c:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 800741e:	784b      	ldrb	r3, [r1, #1]
 8007420:	2b01      	cmp	r3, #1
 8007422:	d01a      	beq.n	800745a <USB_EPStartXfer+0x42>
    if (ep->doublebuffer == 0U)
 8007424:	7b0b      	ldrb	r3, [r1, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	f040 8292 	bne.w	8007950 <USB_EPStartXfer+0x538>
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800742c:	698b      	ldr	r3, [r1, #24]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f040 8265 	bne.w	80078fe <USB_EPStartXfer+0x4e6>
 8007434:	78cb      	ldrb	r3, [r1, #3]
 8007436:	2b00      	cmp	r3, #0
 8007438:	f040 8261 	bne.w	80078fe <USB_EPStartXfer+0x4e6>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800743c:	780a      	ldrb	r2, [r1, #0]
 800743e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8007442:	b29b      	uxth	r3, r3
 8007444:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800744c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007454:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8007458:	e25f      	b.n	800791a <USB_EPStartXfer+0x502>
    if (ep->xfer_len > ep->maxpacket)
 800745a:	698e      	ldr	r6, [r1, #24]
 800745c:	690a      	ldr	r2, [r1, #16]
 800745e:	4296      	cmp	r6, r2
 8007460:	d900      	bls.n	8007464 <USB_EPStartXfer+0x4c>
      len = ep->maxpacket;
 8007462:	4616      	mov	r6, r2
    if (ep->doublebuffer == 0U)
 8007464:	7b21      	ldrb	r1, [r4, #12]
 8007466:	b341      	cbz	r1, 80074ba <USB_EPStartXfer+0xa2>
      if (ep->type == EP_TYPE_BULK)
 8007468:	78e1      	ldrb	r1, [r4, #3]
 800746a:	2902      	cmp	r1, #2
 800746c:	d047      	beq.n	80074fe <USB_EPStartXfer+0xe6>
        ep->xfer_len_db -= len;
 800746e:	6a22      	ldr	r2, [r4, #32]
 8007470:	1b92      	subs	r2, r2, r6
 8007472:	6222      	str	r2, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007474:	7822      	ldrb	r2, [r4, #0]
 8007476:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 800747a:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800747e:	f000 81f6 	beq.w	800786e <USB_EPStartXfer+0x456>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007482:	2b00      	cmp	r3, #0
 8007484:	f040 81e3 	bne.w	800784e <USB_EPStartXfer+0x436>
 8007488:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800748c:	fa15 f383 	uxtah	r3, r5, r3
 8007490:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8007494:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8007498:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800749c:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 80074a0:	2e00      	cmp	r6, #0
 80074a2:	f040 81b4 	bne.w	800780e <USB_EPStartXfer+0x3f6>
 80074a6:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 80074aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 80074b8:	e1d2      	b.n	8007860 <USB_EPStartXfer+0x448>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80074ba:	b2b6      	uxth	r6, r6
 80074bc:	4633      	mov	r3, r6
 80074be:	88e2      	ldrh	r2, [r4, #6]
 80074c0:	6961      	ldr	r1, [r4, #20]
 80074c2:	4628      	mov	r0, r5
 80074c4:	f7ff ff96 	bl	80073f4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80074c8:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80074cc:	fa15 f383 	uxtah	r3, r5, r3
 80074d0:	7822      	ldrb	r2, [r4, #0]
 80074d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074d6:	f8a3 6402 	strh.w	r6, [r3, #1026]	@ 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80074da:	7822      	ldrb	r2, [r4, #0]
 80074dc:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074ea:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80074ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074f6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 80074fa:	2000      	movs	r0, #0
 80074fc:	e224      	b.n	8007948 <USB_EPStartXfer+0x530>
        if (ep->xfer_len_db > ep->maxpacket)
 80074fe:	6a23      	ldr	r3, [r4, #32]
 8007500:	429a      	cmp	r2, r3
 8007502:	f080 8166 	bcs.w	80077d2 <USB_EPStartXfer+0x3ba>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007506:	7822      	ldrb	r2, [r4, #0]
 8007508:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800750c:	b29b      	uxth	r3, r3
 800750e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007516:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800751a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800751e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 8007522:	6a23      	ldr	r3, [r4, #32]
 8007524:	1b9b      	subs	r3, r3, r6
 8007526:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007528:	7823      	ldrb	r3, [r4, #0]
 800752a:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 800752e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007532:	f000 80a7 	beq.w	8007684 <USB_EPStartXfer+0x26c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007536:	7862      	ldrb	r2, [r4, #1]
 8007538:	bbb2      	cbnz	r2, 80075a8 <USB_EPStartXfer+0x190>
 800753a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800753e:	fa15 f282 	uxtah	r2, r5, r2
 8007542:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007546:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800754a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800754e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8007552:	b94e      	cbnz	r6, 8007568 <USB_EPStartXfer+0x150>
 8007554:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8007558:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800755c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007560:	b292      	uxth	r2, r2
 8007562:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8007566:	e021      	b.n	80075ac <USB_EPStartXfer+0x194>
 8007568:	2e3e      	cmp	r6, #62	@ 0x3e
 800756a:	d80d      	bhi.n	8007588 <USB_EPStartXfer+0x170>
 800756c:	0872      	lsrs	r2, r6, #1
 800756e:	f016 0f01 	tst.w	r6, #1
 8007572:	d000      	beq.n	8007576 <USB_EPStartXfer+0x15e>
 8007574:	3201      	adds	r2, #1
 8007576:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 800757a:	b289      	uxth	r1, r1
 800757c:	0292      	lsls	r2, r2, #10
 800757e:	b292      	uxth	r2, r2
 8007580:	430a      	orrs	r2, r1
 8007582:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8007586:	e011      	b.n	80075ac <USB_EPStartXfer+0x194>
 8007588:	0971      	lsrs	r1, r6, #5
 800758a:	f016 0f1f 	tst.w	r6, #31
 800758e:	d100      	bne.n	8007592 <USB_EPStartXfer+0x17a>
 8007590:	3901      	subs	r1, #1
 8007592:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8007596:	b292      	uxth	r2, r2
 8007598:	0289      	lsls	r1, r1, #10
 800759a:	b289      	uxth	r1, r1
 800759c:	430a      	orrs	r2, r1
 800759e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80075a2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80075a6:	e001      	b.n	80075ac <USB_EPStartXfer+0x194>
 80075a8:	2a01      	cmp	r2, #1
 80075aa:	d029      	beq.n	8007600 <USB_EPStartXfer+0x1e8>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80075ac:	b2b3      	uxth	r3, r6
 80075ae:	8962      	ldrh	r2, [r4, #10]
 80075b0:	6961      	ldr	r1, [r4, #20]
 80075b2:	4628      	mov	r0, r5
 80075b4:	f7ff ff1e 	bl	80073f4 <USB_WritePMA>
            ep->xfer_buff += len;
 80075b8:	6963      	ldr	r3, [r4, #20]
 80075ba:	4433      	add	r3, r6
 80075bc:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 80075be:	6a23      	ldr	r3, [r4, #32]
 80075c0:	6922      	ldr	r2, [r4, #16]
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d926      	bls.n	8007614 <USB_EPStartXfer+0x1fc>
              ep->xfer_len_db -= len;
 80075c6:	1b9b      	subs	r3, r3, r6
 80075c8:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80075ca:	7863      	ldrb	r3, [r4, #1]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d145      	bne.n	800765c <USB_EPStartXfer+0x244>
 80075d0:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80075d4:	fa15 f383 	uxtah	r3, r5, r3
 80075d8:	7822      	ldrb	r2, [r4, #0]
 80075da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075de:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80075e2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80075e6:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80075ea:	b9be      	cbnz	r6, 800761c <USB_EPStartXfer+0x204>
 80075ec:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80075f0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80075f4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80075f8:	b292      	uxth	r2, r2
 80075fa:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80075fe:	e02f      	b.n	8007660 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007600:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8007604:	fa15 f282 	uxtah	r2, r5, r2
 8007608:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800760c:	b2b2      	uxth	r2, r6
 800760e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8007612:	e7cb      	b.n	80075ac <USB_EPStartXfer+0x194>
              ep->xfer_len_db = 0U;
 8007614:	2200      	movs	r2, #0
 8007616:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8007618:	461e      	mov	r6, r3
 800761a:	e7d6      	b.n	80075ca <USB_EPStartXfer+0x1b2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800761c:	2e3e      	cmp	r6, #62	@ 0x3e
 800761e:	d80d      	bhi.n	800763c <USB_EPStartXfer+0x224>
 8007620:	0872      	lsrs	r2, r6, #1
 8007622:	f016 0f01 	tst.w	r6, #1
 8007626:	d000      	beq.n	800762a <USB_EPStartXfer+0x212>
 8007628:	3201      	adds	r2, #1
 800762a:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 800762e:	b289      	uxth	r1, r1
 8007630:	0292      	lsls	r2, r2, #10
 8007632:	b292      	uxth	r2, r2
 8007634:	430a      	orrs	r2, r1
 8007636:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800763a:	e011      	b.n	8007660 <USB_EPStartXfer+0x248>
 800763c:	0971      	lsrs	r1, r6, #5
 800763e:	f016 0f1f 	tst.w	r6, #31
 8007642:	d100      	bne.n	8007646 <USB_EPStartXfer+0x22e>
 8007644:	3901      	subs	r1, #1
 8007646:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800764a:	b292      	uxth	r2, r2
 800764c:	0289      	lsls	r1, r1, #10
 800764e:	b289      	uxth	r1, r1
 8007650:	430a      	orrs	r2, r1
 8007652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007656:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800765a:	e001      	b.n	8007660 <USB_EPStartXfer+0x248>
 800765c:	2b01      	cmp	r3, #1
 800765e:	d006      	beq.n	800766e <USB_EPStartXfer+0x256>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007660:	b2b3      	uxth	r3, r6
 8007662:	8922      	ldrh	r2, [r4, #8]
 8007664:	6961      	ldr	r1, [r4, #20]
 8007666:	4628      	mov	r0, r5
 8007668:	f7ff fec4 	bl	80073f4 <USB_WritePMA>
 800766c:	e735      	b.n	80074da <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800766e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8007672:	fa15 f383 	uxtah	r3, r5, r3
 8007676:	7822      	ldrb	r2, [r4, #0]
 8007678:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800767c:	b2b2      	uxth	r2, r6
 800767e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8007682:	e7ed      	b.n	8007660 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007684:	7862      	ldrb	r2, [r4, #1]
 8007686:	bbb2      	cbnz	r2, 80076f6 <USB_EPStartXfer+0x2de>
 8007688:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800768c:	fa15 f282 	uxtah	r2, r5, r2
 8007690:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007694:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8007698:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800769c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80076a0:	b94e      	cbnz	r6, 80076b6 <USB_EPStartXfer+0x29e>
 80076a2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80076a6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80076aa:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80076ae:	b292      	uxth	r2, r2
 80076b0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80076b4:	e021      	b.n	80076fa <USB_EPStartXfer+0x2e2>
 80076b6:	2e3e      	cmp	r6, #62	@ 0x3e
 80076b8:	d80d      	bhi.n	80076d6 <USB_EPStartXfer+0x2be>
 80076ba:	0872      	lsrs	r2, r6, #1
 80076bc:	f016 0f01 	tst.w	r6, #1
 80076c0:	d000      	beq.n	80076c4 <USB_EPStartXfer+0x2ac>
 80076c2:	3201      	adds	r2, #1
 80076c4:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 80076c8:	b289      	uxth	r1, r1
 80076ca:	0292      	lsls	r2, r2, #10
 80076cc:	b292      	uxth	r2, r2
 80076ce:	430a      	orrs	r2, r1
 80076d0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80076d4:	e011      	b.n	80076fa <USB_EPStartXfer+0x2e2>
 80076d6:	0971      	lsrs	r1, r6, #5
 80076d8:	f016 0f1f 	tst.w	r6, #31
 80076dc:	d100      	bne.n	80076e0 <USB_EPStartXfer+0x2c8>
 80076de:	3901      	subs	r1, #1
 80076e0:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80076e4:	b292      	uxth	r2, r2
 80076e6:	0289      	lsls	r1, r1, #10
 80076e8:	b289      	uxth	r1, r1
 80076ea:	430a      	orrs	r2, r1
 80076ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076f0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80076f4:	e001      	b.n	80076fa <USB_EPStartXfer+0x2e2>
 80076f6:	2a01      	cmp	r2, #1
 80076f8:	d029      	beq.n	800774e <USB_EPStartXfer+0x336>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076fa:	b2b3      	uxth	r3, r6
 80076fc:	8922      	ldrh	r2, [r4, #8]
 80076fe:	6961      	ldr	r1, [r4, #20]
 8007700:	4628      	mov	r0, r5
 8007702:	f7ff fe77 	bl	80073f4 <USB_WritePMA>
            ep->xfer_buff += len;
 8007706:	6963      	ldr	r3, [r4, #20]
 8007708:	4433      	add	r3, r6
 800770a:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800770c:	6a23      	ldr	r3, [r4, #32]
 800770e:	6922      	ldr	r2, [r4, #16]
 8007710:	4293      	cmp	r3, r2
 8007712:	d926      	bls.n	8007762 <USB_EPStartXfer+0x34a>
              ep->xfer_len_db -= len;
 8007714:	1b9b      	subs	r3, r3, r6
 8007716:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007718:	7863      	ldrb	r3, [r4, #1]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d145      	bne.n	80077aa <USB_EPStartXfer+0x392>
 800771e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8007722:	fa15 f383 	uxtah	r3, r5, r3
 8007726:	7822      	ldrb	r2, [r4, #0]
 8007728:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800772c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8007730:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007734:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8007738:	b9be      	cbnz	r6, 800776a <USB_EPStartXfer+0x352>
 800773a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800773e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007742:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007746:	b292      	uxth	r2, r2
 8007748:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800774c:	e02f      	b.n	80077ae <USB_EPStartXfer+0x396>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800774e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8007752:	fa15 f282 	uxtah	r2, r5, r2
 8007756:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800775a:	b2b2      	uxth	r2, r6
 800775c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8007760:	e7cb      	b.n	80076fa <USB_EPStartXfer+0x2e2>
              ep->xfer_len_db = 0U;
 8007762:	2200      	movs	r2, #0
 8007764:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8007766:	461e      	mov	r6, r3
 8007768:	e7d6      	b.n	8007718 <USB_EPStartXfer+0x300>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800776a:	2e3e      	cmp	r6, #62	@ 0x3e
 800776c:	d80d      	bhi.n	800778a <USB_EPStartXfer+0x372>
 800776e:	0872      	lsrs	r2, r6, #1
 8007770:	f016 0f01 	tst.w	r6, #1
 8007774:	d000      	beq.n	8007778 <USB_EPStartXfer+0x360>
 8007776:	3201      	adds	r2, #1
 8007778:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 800777c:	b289      	uxth	r1, r1
 800777e:	0292      	lsls	r2, r2, #10
 8007780:	b292      	uxth	r2, r2
 8007782:	430a      	orrs	r2, r1
 8007784:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8007788:	e011      	b.n	80077ae <USB_EPStartXfer+0x396>
 800778a:	0971      	lsrs	r1, r6, #5
 800778c:	f016 0f1f 	tst.w	r6, #31
 8007790:	d100      	bne.n	8007794 <USB_EPStartXfer+0x37c>
 8007792:	3901      	subs	r1, #1
 8007794:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8007798:	b292      	uxth	r2, r2
 800779a:	0289      	lsls	r1, r1, #10
 800779c:	b289      	uxth	r1, r1
 800779e:	430a      	orrs	r2, r1
 80077a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077a4:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80077a8:	e001      	b.n	80077ae <USB_EPStartXfer+0x396>
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d006      	beq.n	80077bc <USB_EPStartXfer+0x3a4>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80077ae:	b2b3      	uxth	r3, r6
 80077b0:	8962      	ldrh	r2, [r4, #10]
 80077b2:	6961      	ldr	r1, [r4, #20]
 80077b4:	4628      	mov	r0, r5
 80077b6:	f7ff fe1d 	bl	80073f4 <USB_WritePMA>
 80077ba:	e68e      	b.n	80074da <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80077bc:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80077c0:	fa15 f383 	uxtah	r3, r5, r3
 80077c4:	7822      	ldrb	r2, [r4, #0]
 80077c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077ca:	b2b2      	uxth	r2, r6
 80077cc:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80077d0:	e7ed      	b.n	80077ae <USB_EPStartXfer+0x396>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80077d2:	7821      	ldrb	r1, [r4, #0]
 80077d4:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 80077d8:	b292      	uxth	r2, r2
 80077da:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 80077de:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80077e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80077ea:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80077ee:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 80077f2:	fa15 f282 	uxtah	r2, r5, r2
 80077f6:	7821      	ldrb	r1, [r4, #0]
 80077f8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007802:	8922      	ldrh	r2, [r4, #8]
 8007804:	6961      	ldr	r1, [r4, #20]
 8007806:	4628      	mov	r0, r5
 8007808:	f7ff fdf4 	bl	80073f4 <USB_WritePMA>
 800780c:	e665      	b.n	80074da <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800780e:	2e3e      	cmp	r6, #62	@ 0x3e
 8007810:	d80d      	bhi.n	800782e <USB_EPStartXfer+0x416>
 8007812:	0873      	lsrs	r3, r6, #1
 8007814:	f016 0f01 	tst.w	r6, #1
 8007818:	d000      	beq.n	800781c <USB_EPStartXfer+0x404>
 800781a:	3301      	adds	r3, #1
 800781c:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8007820:	b289      	uxth	r1, r1
 8007822:	029b      	lsls	r3, r3, #10
 8007824:	b29b      	uxth	r3, r3
 8007826:	430b      	orrs	r3, r1
 8007828:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 800782c:	e018      	b.n	8007860 <USB_EPStartXfer+0x448>
 800782e:	0971      	lsrs	r1, r6, #5
 8007830:	f016 0f1f 	tst.w	r6, #31
 8007834:	d100      	bne.n	8007838 <USB_EPStartXfer+0x420>
 8007836:	3901      	subs	r1, #1
 8007838:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 800783c:	b29b      	uxth	r3, r3
 800783e:	0289      	lsls	r1, r1, #10
 8007840:	b289      	uxth	r1, r1
 8007842:	430b      	orrs	r3, r1
 8007844:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007848:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 800784c:	e008      	b.n	8007860 <USB_EPStartXfer+0x448>
 800784e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8007852:	fa15 f383 	uxtah	r3, r5, r3
 8007856:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800785a:	b2b2      	uxth	r2, r6
 800785c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007860:	b2b3      	uxth	r3, r6
 8007862:	8962      	ldrh	r2, [r4, #10]
 8007864:	6961      	ldr	r1, [r4, #20]
 8007866:	4628      	mov	r0, r5
 8007868:	f7ff fdc4 	bl	80073f4 <USB_WritePMA>
 800786c:	e635      	b.n	80074da <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800786e:	bbb3      	cbnz	r3, 80078de <USB_EPStartXfer+0x4c6>
 8007870:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8007874:	fa15 f383 	uxtah	r3, r5, r3
 8007878:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800787c:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8007880:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007884:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8007888:	b94e      	cbnz	r6, 800789e <USB_EPStartXfer+0x486>
 800788a:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 800788e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007892:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007896:	b29b      	uxth	r3, r3
 8007898:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 800789c:	e028      	b.n	80078f0 <USB_EPStartXfer+0x4d8>
 800789e:	2e3e      	cmp	r6, #62	@ 0x3e
 80078a0:	d80d      	bhi.n	80078be <USB_EPStartXfer+0x4a6>
 80078a2:	0873      	lsrs	r3, r6, #1
 80078a4:	f016 0f01 	tst.w	r6, #1
 80078a8:	d000      	beq.n	80078ac <USB_EPStartXfer+0x494>
 80078aa:	3301      	adds	r3, #1
 80078ac:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 80078b0:	b289      	uxth	r1, r1
 80078b2:	029b      	lsls	r3, r3, #10
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	430b      	orrs	r3, r1
 80078b8:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 80078bc:	e018      	b.n	80078f0 <USB_EPStartXfer+0x4d8>
 80078be:	0971      	lsrs	r1, r6, #5
 80078c0:	f016 0f1f 	tst.w	r6, #31
 80078c4:	d100      	bne.n	80078c8 <USB_EPStartXfer+0x4b0>
 80078c6:	3901      	subs	r1, #1
 80078c8:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	0289      	lsls	r1, r1, #10
 80078d0:	b289      	uxth	r1, r1
 80078d2:	430b      	orrs	r3, r1
 80078d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078d8:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 80078dc:	e008      	b.n	80078f0 <USB_EPStartXfer+0x4d8>
 80078de:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80078e2:	fa15 f383 	uxtah	r3, r5, r3
 80078e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ea:	b2b2      	uxth	r2, r6
 80078ec:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80078f0:	b2b3      	uxth	r3, r6
 80078f2:	8922      	ldrh	r2, [r4, #8]
 80078f4:	6961      	ldr	r1, [r4, #20]
 80078f6:	4628      	mov	r0, r5
 80078f8:	f7ff fd7c 	bl	80073f4 <USB_WritePMA>
 80078fc:	e5ed      	b.n	80074da <USB_EPStartXfer+0xc2>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80078fe:	7822      	ldrb	r2, [r4, #0]
 8007900:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8007904:	b29b      	uxth	r3, r3
 8007906:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800790a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800790e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007916:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 800791a:	69a3      	ldr	r3, [r4, #24]
 800791c:	6922      	ldr	r2, [r4, #16]
 800791e:	4293      	cmp	r3, r2
 8007920:	d913      	bls.n	800794a <USB_EPStartXfer+0x532>
        ep->xfer_len -= ep->maxpacket;
 8007922:	1a9b      	subs	r3, r3, r2
 8007924:	61a3      	str	r3, [r4, #24]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007926:	7822      	ldrb	r2, [r4, #0]
 8007928:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800792c:	b29b      	uxth	r3, r3
 800792e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007936:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 800793a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800793e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007942:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8007946:	2000      	movs	r0, #0
}
 8007948:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_len = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	61a3      	str	r3, [r4, #24]
 800794e:	e7ea      	b.n	8007926 <USB_EPStartXfer+0x50e>
      if (ep->type == EP_TYPE_BULK)
 8007950:	78cb      	ldrb	r3, [r1, #3]
 8007952:	2b02      	cmp	r3, #2
 8007954:	d004      	beq.n	8007960 <USB_EPStartXfer+0x548>
      else if (ep->type == EP_TYPE_ISOC)
 8007956:	2b01      	cmp	r3, #1
 8007958:	d11e      	bne.n	8007998 <USB_EPStartXfer+0x580>
        ep->xfer_len = 0U;
 800795a:	2300      	movs	r3, #0
 800795c:	618b      	str	r3, [r1, #24]
 800795e:	e7e2      	b.n	8007926 <USB_EPStartXfer+0x50e>
        if (ep->xfer_count != 0U)
 8007960:	69cb      	ldr	r3, [r1, #28]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0df      	beq.n	8007926 <USB_EPStartXfer+0x50e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007966:	780a      	ldrb	r2, [r1, #0]
 8007968:	f830 1022 	ldrh.w	r1, [r0, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800796c:	f244 0340 	movw	r3, #16448	@ 0x4040
 8007970:	ea03 0001 	and.w	r0, r3, r1
 8007974:	438b      	bics	r3, r1
 8007976:	d001      	beq.n	800797c <USB_EPStartXfer+0x564>
 8007978:	2800      	cmp	r0, #0
 800797a:	d1d4      	bne.n	8007926 <USB_EPStartXfer+0x50e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800797c:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8007980:	b29b      	uxth	r3, r3
 8007982:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800798a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800798e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007992:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8007996:	e7c6      	b.n	8007926 <USB_EPStartXfer+0x50e>
        return HAL_ERROR;
 8007998:	2001      	movs	r0, #1
 800799a:	e7d5      	b.n	8007948 <USB_EPStartXfer+0x530>

0800799c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800799c:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 800799e:	085c      	lsrs	r4, r3, #1
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80079a0:	4402      	add	r2, r0
 80079a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 80079a6:	e007      	b.n	80079b8 <USB_ReadPMA+0x1c>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80079a8:	f832 0b02 	ldrh.w	r0, [r2], #2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80079ac:	7008      	strb	r0, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80079ae:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80079b2:	7048      	strb	r0, [r1, #1]
    pBuf++;
 80079b4:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 80079b6:	3c01      	subs	r4, #1
 80079b8:	2c00      	cmp	r4, #0
 80079ba:	d1f5      	bne.n	80079a8 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80079bc:	f013 0f01 	tst.w	r3, #1
 80079c0:	d001      	beq.n	80079c6 <USB_ReadPMA+0x2a>
  {
    RdVal = *pdwVal;
 80079c2:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80079c4:	700b      	strb	r3, [r1, #0]
  }
}
 80079c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <LST_init_head>:
/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 80079cc:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;
 80079ce:	6040      	str	r0, [r0, #4]
}
 80079d0:	4770      	bx	lr

080079d2 <LST_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079d2:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80079d6:	b672      	cpsid	i
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80079d8:	6802      	ldr	r2, [r0, #0]
 80079da:	4282      	cmp	r2, r0
 80079dc:	d003      	beq.n	80079e6 <LST_is_empty+0x14>
  {
    return_value = TRUE;
  }
  else
  {
    return_value = FALSE;
 80079de:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079e0:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
}
 80079e4:	4770      	bx	lr
    return_value = TRUE;
 80079e6:	2001      	movs	r0, #1
 80079e8:	e7fa      	b.n	80079e0 <LST_is_empty+0xe>

080079ea <LST_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079ea:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80079ee:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 80079f0:	6802      	ldr	r2, [r0, #0]
 80079f2:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 80079f4:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 80079f6:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 80079f8:	680a      	ldr	r2, [r1, #0]
 80079fa:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079fc:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007a00:	4770      	bx	lr

08007a02 <LST_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a02:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007a06:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8007a08:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 8007a0a:	6842      	ldr	r2, [r0, #4]
 8007a0c:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 8007a0e:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8007a10:	684a      	ldr	r2, [r1, #4]
 8007a12:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a14:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007a18:	4770      	bx	lr

08007a1a <LST_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a1a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007a1e:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8007a20:	6842      	ldr	r2, [r0, #4]
 8007a22:	6801      	ldr	r1, [r0, #0]
 8007a24:	6011      	str	r1, [r2, #0]
  (node->next)->prev = node->prev;
 8007a26:	6802      	ldr	r2, [r0, #0]
 8007a28:	6841      	ldr	r1, [r0, #4]
 8007a2a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a2c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007a30:	4770      	bx	lr

08007a32 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8007a32:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a34:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007a38:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8007a3a:	6803      	ldr	r3, [r0, #0]
 8007a3c:	600b      	str	r3, [r1, #0]
  LST_remove_node (listHead->next);
 8007a3e:	6800      	ldr	r0, [r0, #0]
 8007a40:	f7ff ffeb 	bl	8007a1a <LST_remove_node>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a44:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007a48:	bd10      	pop	{r4, pc}

08007a4a <BAS_Init>:
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
  return;
}
 8007a4a:	4770      	bx	lr

08007a4c <BLS_Init>:

__WEAK void BLS_Init( void )
{
  return;
}
 8007a4c:	4770      	bx	lr

08007a4e <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
  return;
}
 8007a4e:	4770      	bx	lr

08007a50 <DIS_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
 8007a50:	4770      	bx	lr

08007a52 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
  return;
}
 8007a52:	4770      	bx	lr

08007a54 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
  return;
}
 8007a54:	4770      	bx	lr

08007a56 <HRS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
 8007a56:	4770      	bx	lr

08007a58 <HTS_Init>:
__WEAK void HTS_Init( void )
{
  return;
}
 8007a58:	4770      	bx	lr

08007a5a <IAS_Init>:
__WEAK void IAS_Init( void )
{
  return;
}
 8007a5a:	4770      	bx	lr

08007a5c <LLS_Init>:
__WEAK void LLS_Init( void )
{
  return;
}
 8007a5c:	4770      	bx	lr

08007a5e <TPS_Init>:
__WEAK void TPS_Init( void )
{
  return;
}
 8007a5e:	4770      	bx	lr

08007a60 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
  return;
}
 8007a60:	4770      	bx	lr

08007a62 <ZDD_STM_Init>:
  return;
}
__WEAK void ZDD_STM_Init( void )
{
  return;
}
 8007a62:	4770      	bx	lr

08007a64 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
  return;
}
 8007a64:	4770      	bx	lr

08007a66 <MESH_Init>:
__WEAK void MESH_Init( void )
{
  return;
}
 8007a66:	4770      	bx	lr

08007a68 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
  return;
}
 8007a68:	4770      	bx	lr

08007a6a <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
  return;
}
 8007a6a:	4770      	bx	lr

08007a6c <SVCCTL_SvcInit>:

  return;
}

__WEAK void SVCCTL_SvcInit(void)
{
 8007a6c:	b508      	push	{r3, lr}
  BAS_Init();
 8007a6e:	f7ff ffec 	bl	8007a4a <BAS_Init>

  BLS_Init();
 8007a72:	f7ff ffeb 	bl	8007a4c <BLS_Init>

  CRS_STM_Init();
 8007a76:	f7ff ffea 	bl	8007a4e <CRS_STM_Init>

  DIS_Init();
 8007a7a:	f7ff ffe9 	bl	8007a50 <DIS_Init>

  EDS_STM_Init();
 8007a7e:	f7ff ffe8 	bl	8007a52 <EDS_STM_Init>

  HIDS_Init();
 8007a82:	f7ff ffe7 	bl	8007a54 <HIDS_Init>

  HRS_Init();
 8007a86:	f7ff ffe6 	bl	8007a56 <HRS_Init>

  HTS_Init();
 8007a8a:	f7ff ffe5 	bl	8007a58 <HTS_Init>

  IAS_Init();
 8007a8e:	f7ff ffe4 	bl	8007a5a <IAS_Init>

  LLS_Init();
 8007a92:	f7ff ffe3 	bl	8007a5c <LLS_Init>

  TPS_Init();
 8007a96:	f7ff ffe2 	bl	8007a5e <TPS_Init>

  MOTENV_STM_Init();
 8007a9a:	f7ff ffe1 	bl	8007a60 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8007a9e:	f7fa fb59 	bl	8002154 <P2PS_STM_Init>

  ZDD_STM_Init();
 8007aa2:	f7ff ffde 	bl	8007a62 <ZDD_STM_Init>

  OTAS_STM_Init();
 8007aa6:	f7ff ffdd 	bl	8007a64 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8007aaa:	f7ff ffdd 	bl	8007a68 <BVOPUS_STM_Init>

  MESH_Init();
 8007aae:	f7ff ffda 	bl	8007a66 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8007ab2:	f7ff ffda 	bl	8007a6a <SVCCTL_InitCustomSvc>
  
  return;
}
 8007ab6:	bd08      	pop	{r3, pc}

08007ab8 <SVCCTL_Init>:
{
 8007ab8:	b508      	push	{r3, lr}
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8007aba:	2300      	movs	r3, #0
 8007abc:	4a03      	ldr	r2, [pc, #12]	@ (8007acc <SVCCTL_Init+0x14>)
 8007abe:	7713      	strb	r3, [r2, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8007ac0:	4a03      	ldr	r2, [pc, #12]	@ (8007ad0 <SVCCTL_Init+0x18>)
 8007ac2:	7013      	strb	r3, [r2, #0]
  SVCCTL_SvcInit();
 8007ac4:	f7ff ffd2 	bl	8007a6c <SVCCTL_SvcInit>
}
 8007ac8:	bd08      	pop	{r3, pc}
 8007aca:	bf00      	nop
 8007acc:	20000160 	.word	0x20000160
 8007ad0:	2000015c 	.word	0x2000015c

08007ad4 <SVCCTL_RegisterSvcHandler>:
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8007ad4:	4a03      	ldr	r2, [pc, #12]	@ (8007ae4 <SVCCTL_RegisterSvcHandler+0x10>)
 8007ad6:	7f13      	ldrb	r3, [r2, #28]
 8007ad8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8007adc:	3301      	adds	r3, #1
 8007ade:	7713      	strb	r3, [r2, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
}
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	20000160 	.word	0x20000160

08007ae8 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4605      	mov	r5, r0
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
  event_notification_status = SVCCTL_EvtNotAck;

  switch (event_pckt->evt)
 8007aec:	7843      	ldrb	r3, [r0, #1]
 8007aee:	2bff      	cmp	r3, #255	@ 0xff
 8007af0:	d106      	bne.n	8007b00 <SVCCTL_UserEvtRx+0x18>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8007af2:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8007af6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007afa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007afe:	d003      	beq.n	8007b08 <SVCCTL_UserEvtRx+0x20>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8007b00:	4628      	mov	r0, r5
 8007b02:	f7f8 fd1b 	bl	800053c <SVCCTL_App_Notification>
      return_status = SVCCTL_UserEvtFlowEnable;
      break;
  }

  return (return_status);
}
 8007b06:	bd38      	pop	{r3, r4, r5, pc}
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007b08:	2400      	movs	r4, #0
  event_notification_status = SVCCTL_EvtNotAck;
 8007b0a:	4622      	mov	r2, r4
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b38 <SVCCTL_UserEvtRx+0x50>)
 8007b0e:	7f1b      	ldrb	r3, [r3, #28]
 8007b10:	42a3      	cmp	r3, r4
 8007b12:	d909      	bls.n	8007b28 <SVCCTL_UserEvtRx+0x40>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8007b14:	4b08      	ldr	r3, [pc, #32]	@ (8007b38 <SVCCTL_UserEvtRx+0x50>)
 8007b16:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	4798      	blx	r3
            if (event_notification_status != SVCCTL_EvtNotAck)
 8007b1e:	4602      	mov	r2, r0
 8007b20:	b910      	cbnz	r0, 8007b28 <SVCCTL_UserEvtRx+0x40>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007b22:	3401      	adds	r4, #1
 8007b24:	b2e4      	uxtb	r4, r4
 8007b26:	e7f1      	b.n	8007b0c <SVCCTL_UserEvtRx+0x24>
  switch (event_notification_status)
 8007b28:	2a00      	cmp	r2, #0
 8007b2a:	d0e9      	beq.n	8007b00 <SVCCTL_UserEvtRx+0x18>
 8007b2c:	2a02      	cmp	r2, #2
 8007b2e:	d101      	bne.n	8007b34 <SVCCTL_UserEvtRx+0x4c>
      return_status = SVCCTL_UserEvtFlowDisable;
 8007b30:	2000      	movs	r0, #0
 8007b32:	e7e8      	b.n	8007b06 <SVCCTL_UserEvtRx+0x1e>
  switch (event_notification_status)
 8007b34:	2001      	movs	r0, #1
 8007b36:	e7e6      	b.n	8007b06 <SVCCTL_UserEvtRx+0x1e>
 8007b38:	20000160 	.word	0x20000160

08007b3c <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8007b3c:	4a16      	ldr	r2, [pc, #88]	@ (8007b98 <SystemInit+0x5c>)
 8007b3e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007b42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	f042 0201 	orr.w	r2, r2, #1
 8007b54:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8007b56:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8007b5a:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8007b5c:	6819      	ldr	r1, [r3, #0]
 8007b5e:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 8007b62:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 8007b66:	400a      	ands	r2, r1
 8007b68:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8007b6a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8007b6e:	f022 0205 	bic.w	r2, r2, #5
 8007b72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8007b76:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8007b7a:	f022 0201 	bic.w	r2, r2, #1
 8007b7e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8007b82:	4a06      	ldr	r2, [pc, #24]	@ (8007b9c <SystemInit+0x60>)
 8007b84:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8007b86:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007b8e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007b90:	2200      	movs	r2, #0
 8007b92:	619a      	str	r2, [r3, #24]
}
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	e000ed00 	.word	0xe000ed00
 8007b9c:	22041000 	.word	0x22041000

08007ba0 <SendFreeBuf>:

  return;
}

static void SendFreeBuf( void )
{
 8007ba0:	b500      	push	{lr}
 8007ba2:	b083      	sub	sp, #12
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8007ba4:	e009      	b.n	8007bba <SendFreeBuf+0x1a>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8007ba6:	a901      	add	r1, sp, #4
 8007ba8:	4808      	ldr	r0, [pc, #32]	@ (8007bcc <SendFreeBuf+0x2c>)
 8007baa:	f7ff ff42 	bl	8007a32 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8007bae:	4b08      	ldr	r3, [pc, #32]	@ (8007bd0 <SendFreeBuf+0x30>)
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	9901      	ldr	r1, [sp, #4]
 8007bb4:	6918      	ldr	r0, [r3, #16]
 8007bb6:	f7ff ff24 	bl	8007a02 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8007bba:	4804      	ldr	r0, [pc, #16]	@ (8007bcc <SendFreeBuf+0x2c>)
 8007bbc:	f7ff ff09 	bl	80079d2 <LST_is_empty>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	d0f0      	beq.n	8007ba6 <SendFreeBuf+0x6>
  }

  return;
}
 8007bc4:	b003      	add	sp, #12
 8007bc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bca:	bf00      	nop
 8007bcc:	20000684 	.word	0x20000684
 8007bd0:	20030000 	.word	0x20030000

08007bd4 <TL_Enable>:
{
 8007bd4:	b508      	push	{r3, lr}
  HW_IPCC_Enable();
 8007bd6:	f7f9 fad7 	bl	8001188 <HW_IPCC_Enable>
}
 8007bda:	bd08      	pop	{r3, pc}

08007bdc <TL_Init>:
{
 8007bdc:	b508      	push	{r3, lr}
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8007bde:	4b0c      	ldr	r3, [pc, #48]	@ (8007c10 <TL_Init+0x34>)
 8007be0:	4a0c      	ldr	r2, [pc, #48]	@ (8007c14 <TL_Init+0x38>)
 8007be2:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8007be4:	4a0c      	ldr	r2, [pc, #48]	@ (8007c18 <TL_Init+0x3c>)
 8007be6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8007be8:	4a0c      	ldr	r2, [pc, #48]	@ (8007c1c <TL_Init+0x40>)
 8007bea:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8007bec:	4a0c      	ldr	r2, [pc, #48]	@ (8007c20 <TL_Init+0x44>)
 8007bee:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8007bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8007c24 <TL_Init+0x48>)
 8007bf2:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8007bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8007c28 <TL_Init+0x4c>)
 8007bf6:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8007bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8007c2c <TL_Init+0x50>)
 8007bfa:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8007bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8007c30 <TL_Init+0x54>)
 8007bfe:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8007c00:	4a0c      	ldr	r2, [pc, #48]	@ (8007c34 <TL_Init+0x58>)
 8007c02:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8007c04:	4a0c      	ldr	r2, [pc, #48]	@ (8007c38 <TL_Init+0x5c>)
 8007c06:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8007c08:	f7f9 fae6 	bl	80011d8 <HW_IPCC_Init>
}
 8007c0c:	bd08      	pop	{r3, pc}
 8007c0e:	bf00      	nop
 8007c10:	20030000 	.word	0x20030000
 8007c14:	200301c4 	.word	0x200301c4
 8007c18:	200301b4 	.word	0x200301b4
 8007c1c:	200301a4 	.word	0x200301a4
 8007c20:	2003019c 	.word	0x2003019c
 8007c24:	20030194 	.word	0x20030194
 8007c28:	2003018c 	.word	0x2003018c
 8007c2c:	20030170 	.word	0x20030170
 8007c30:	2003016c 	.word	0x2003016c
 8007c34:	20030160 	.word	0x20030160
 8007c38:	20030154 	.word	0x20030154

08007c3c <TL_BLE_Init>:
{
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4604      	mov	r4, r0
  LST_init_head (&EvtQueue);
 8007c40:	4d0b      	ldr	r5, [pc, #44]	@ (8007c70 <TL_BLE_Init+0x34>)
 8007c42:	4628      	mov	r0, r5
 8007c44:	f7ff fec2 	bl	80079cc <LST_init_head>
  p_bletable = TL_RefTable.p_ble_table;
 8007c48:	4b0a      	ldr	r3, [pc, #40]	@ (8007c74 <TL_BLE_Init+0x38>)
 8007c4a:	685b      	ldr	r3, [r3, #4]
  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007c4c:	68a2      	ldr	r2, [r4, #8]
 8007c4e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8007c50:	68e2      	ldr	r2, [r4, #12]
 8007c52:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8007c54:	4a08      	ldr	r2, [pc, #32]	@ (8007c78 <TL_BLE_Init+0x3c>)
 8007c56:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8007c58:	609d      	str	r5, [r3, #8]
  HW_IPCC_BLE_Init();
 8007c5a:	f7f9 fadf 	bl	800121c <HW_IPCC_BLE_Init>
  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8007c5e:	6822      	ldr	r2, [r4, #0]
 8007c60:	4b06      	ldr	r3, [pc, #24]	@ (8007c7c <TL_BLE_Init+0x40>)
 8007c62:	601a      	str	r2, [r3, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8007c64:	6862      	ldr	r2, [r4, #4]
 8007c66:	4b06      	ldr	r3, [pc, #24]	@ (8007c80 <TL_BLE_Init+0x44>)
 8007c68:	601a      	str	r2, [r3, #0]
}
 8007c6a:	2000      	movs	r0, #0
 8007c6c:	bd38      	pop	{r3, r4, r5, pc}
 8007c6e:	bf00      	nop
 8007c70:	2003013c 	.word	0x2003013c
 8007c74:	20030000 	.word	0x20030000
 8007c78:	20030a58 	.word	0x20030a58
 8007c7c:	20000680 	.word	0x20000680
 8007c80:	2000067c 	.word	0x2000067c

08007c84 <TL_BLE_SendCmd>:
{
 8007c84:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8007c86:	4b05      	ldr	r3, [pc, #20]	@ (8007c9c <TL_BLE_SendCmd+0x18>)
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	6812      	ldr	r2, [r2, #0]
 8007c8c:	2101      	movs	r1, #1
 8007c8e:	7211      	strb	r1, [r2, #8]
  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8007c90:	685b      	ldr	r3, [r3, #4]
  HW_IPCC_BLE_SendCmd();
 8007c92:	f7f9 fad1 	bl	8001238 <HW_IPCC_BLE_SendCmd>
}
 8007c96:	2000      	movs	r0, #0
 8007c98:	bd08      	pop	{r3, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20030000 	.word	0x20030000

08007ca0 <TL_SYS_Init>:
{
 8007ca0:	b538      	push	{r3, r4, r5, lr}
 8007ca2:	4604      	mov	r4, r0
  LST_init_head (&SystemEvtQueue);
 8007ca4:	4d09      	ldr	r5, [pc, #36]	@ (8007ccc <TL_SYS_Init+0x2c>)
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f7ff fe90 	bl	80079cc <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8007cac:	4b08      	ldr	r3, [pc, #32]	@ (8007cd0 <TL_SYS_Init+0x30>)
 8007cae:	68db      	ldr	r3, [r3, #12]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007cb0:	68a2      	ldr	r2, [r4, #8]
 8007cb2:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8007cb4:	605d      	str	r5, [r3, #4]
  HW_IPCC_SYS_Init();
 8007cb6:	f7f9 fac7 	bl	8001248 <HW_IPCC_SYS_Init>
  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8007cba:	6822      	ldr	r2, [r4, #0]
 8007cbc:	4b05      	ldr	r3, [pc, #20]	@ (8007cd4 <TL_SYS_Init+0x34>)
 8007cbe:	601a      	str	r2, [r3, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8007cc0:	6862      	ldr	r2, [r4, #4]
 8007cc2:	4b05      	ldr	r3, [pc, #20]	@ (8007cd8 <TL_SYS_Init+0x38>)
 8007cc4:	601a      	str	r2, [r3, #0]
}
 8007cc6:	2000      	movs	r0, #0
 8007cc8:	bd38      	pop	{r3, r4, r5, pc}
 8007cca:	bf00      	nop
 8007ccc:	20030134 	.word	0x20030134
 8007cd0:	20030000 	.word	0x20030000
 8007cd4:	20000678 	.word	0x20000678
 8007cd8:	20000674 	.word	0x20000674

08007cdc <TL_SYS_SendCmd>:
{
 8007cdc:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8007cde:	4b05      	ldr	r3, [pc, #20]	@ (8007cf4 <TL_SYS_SendCmd+0x18>)
 8007ce0:	68da      	ldr	r2, [r3, #12]
 8007ce2:	6812      	ldr	r2, [r2, #0]
 8007ce4:	2110      	movs	r1, #16
 8007ce6:	7211      	strb	r1, [r2, #8]
  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8007ce8:	68db      	ldr	r3, [r3, #12]
  HW_IPCC_SYS_SendCmd();
 8007cea:	f7f9 fabb 	bl	8001264 <HW_IPCC_SYS_SendCmd>
}
 8007cee:	2000      	movs	r0, #0
 8007cf0:	bd08      	pop	{r3, pc}
 8007cf2:	bf00      	nop
 8007cf4:	20030000 	.word	0x20030000

08007cf8 <TL_MM_Init>:
{
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	4604      	mov	r4, r0
  LST_init_head (&FreeBufQueue);
 8007cfc:	4d0c      	ldr	r5, [pc, #48]	@ (8007d30 <TL_MM_Init+0x38>)
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f7ff fe64 	bl	80079cc <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8007d04:	480b      	ldr	r0, [pc, #44]	@ (8007d34 <TL_MM_Init+0x3c>)
 8007d06:	f7ff fe61 	bl	80079cc <LST_init_head>
  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8007d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8007d38 <TL_MM_Init+0x40>)
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8007d3c <TL_MM_Init+0x44>)
 8007d10:	6013      	str	r3, [r2, #0]
  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8007d12:	68a2      	ldr	r2, [r4, #8]
 8007d14:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8007d16:	68e2      	ldr	r2, [r4, #12]
 8007d18:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8007d1a:	611d      	str	r5, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8007d1c:	6822      	ldr	r2, [r4, #0]
 8007d1e:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8007d20:	6862      	ldr	r2, [r4, #4]
 8007d22:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8007d24:	6922      	ldr	r2, [r4, #16]
 8007d26:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8007d28:	6962      	ldr	r2, [r4, #20]
 8007d2a:	619a      	str	r2, [r3, #24]
}
 8007d2c:	bd38      	pop	{r3, r4, r5, pc}
 8007d2e:	bf00      	nop
 8007d30:	2003014c 	.word	0x2003014c
 8007d34:	20000684 	.word	0x20000684
 8007d38:	20030000 	.word	0x20030000
 8007d3c:	20000670 	.word	0x20000670

08007d40 <TL_MM_EvtDone>:
{
 8007d40:	b508      	push	{r3, lr}
 8007d42:	4601      	mov	r1, r0
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8007d44:	4803      	ldr	r0, [pc, #12]	@ (8007d54 <TL_MM_EvtDone+0x14>)
 8007d46:	f7ff fe5c 	bl	8007a02 <LST_insert_tail>
  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8007d4a:	4803      	ldr	r0, [pc, #12]	@ (8007d58 <TL_MM_EvtDone+0x18>)
 8007d4c:	f7f9 fa9a 	bl	8001284 <HW_IPCC_MM_SendFreeBuf>
}
 8007d50:	bd08      	pop	{r3, pc}
 8007d52:	bf00      	nop
 8007d54:	20000684 	.word	0x20000684
 8007d58:	08007ba1 	.word	0x08007ba1

08007d5c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8007d5c:	b510      	push	{r4, lr}
  LST_init_head (&TracesEvtQueue);
 8007d5e:	4c05      	ldr	r4, [pc, #20]	@ (8007d74 <TL_TRACES_Init+0x18>)
 8007d60:	4620      	mov	r0, r4
 8007d62:	f7ff fe33 	bl	80079cc <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8007d66:	4b04      	ldr	r3, [pc, #16]	@ (8007d78 <TL_TRACES_Init+0x1c>)
 8007d68:	695b      	ldr	r3, [r3, #20]
 8007d6a:	601c      	str	r4, [r3, #0]

  HW_IPCC_TRACES_Init();
 8007d6c:	f7f9 faa8 	bl	80012c0 <HW_IPCC_TRACES_Init>

  return;
}
 8007d70:	bd10      	pop	{r4, pc}
 8007d72:	bf00      	nop
 8007d74:	20030144 	.word	0x20030144
 8007d78:	20030000 	.word	0x20030000

08007d7c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8007d7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &HID_Desc, DEVICE_FS) != USBD_OK) {
 8007d7e:	2200      	movs	r2, #0
 8007d80:	490b      	ldr	r1, [pc, #44]	@ (8007db0 <MX_USB_Device_Init+0x34>)
 8007d82:	480c      	ldr	r0, [pc, #48]	@ (8007db4 <MX_USB_Device_Init+0x38>)
 8007d84:	f000 f977 	bl	8008076 <USBD_Init>
 8007d88:	b948      	cbnz	r0, 8007d9e <MX_USB_Device_Init+0x22>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK) {
 8007d8a:	490b      	ldr	r1, [pc, #44]	@ (8007db8 <MX_USB_Device_Init+0x3c>)
 8007d8c:	4809      	ldr	r0, [pc, #36]	@ (8007db4 <MX_USB_Device_Init+0x38>)
 8007d8e:	f000 f989 	bl	80080a4 <USBD_RegisterClass>
 8007d92:	b938      	cbnz	r0, 8007da4 <MX_USB_Device_Init+0x28>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8007d94:	4807      	ldr	r0, [pc, #28]	@ (8007db4 <MX_USB_Device_Init+0x38>)
 8007d96:	f000 f9a5 	bl	80080e4 <USBD_Start>
 8007d9a:	b930      	cbnz	r0, 8007daa <MX_USB_Device_Init+0x2e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8007d9c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8007d9e:	f7f9 febf 	bl	8001b20 <Error_Handler>
 8007da2:	e7f2      	b.n	8007d8a <MX_USB_Device_Init+0xe>
    Error_Handler();
 8007da4:	f7f9 febc 	bl	8001b20 <Error_Handler>
 8007da8:	e7f4      	b.n	8007d94 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8007daa:	f7f9 feb9 	bl	8001b20 <Error_Handler>
}
 8007dae:	e7f5      	b.n	8007d9c <MX_USB_Device_Init+0x20>
 8007db0:	20000060 	.word	0x20000060
 8007db4:	2000068c 	.word	0x2000068c
 8007db8:	20000108 	.word	0x20000108

08007dbc <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007dbc:	2803      	cmp	r0, #3
 8007dbe:	d805      	bhi.n	8007dcc <USBD_Get_USB_Status+0x10>
 8007dc0:	e8df f000 	tbb	[pc, r0]
 8007dc4:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007dc8:	2001      	movs	r0, #1
    break;
 8007dca:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8007dcc:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007dce:	4770      	bx	lr

08007dd0 <SystemClockConfig_Resume>:
{
 8007dd0:	b508      	push	{r3, lr}
  SystemClock_Config();
 8007dd2:	f7fa f89f 	bl	8001f14 <SystemClock_Config>
}
 8007dd6:	bd08      	pop	{r3, pc}

08007dd8 <HAL_PCD_MspInit>:
{
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ddc:	2300      	movs	r3, #0
 8007dde:	9303      	str	r3, [sp, #12]
 8007de0:	9304      	str	r3, [sp, #16]
 8007de2:	9305      	str	r3, [sp, #20]
 8007de4:	9306      	str	r3, [sp, #24]
 8007de6:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB)
 8007de8:	6802      	ldr	r2, [r0, #0]
 8007dea:	4b17      	ldr	r3, [pc, #92]	@ (8007e48 <HAL_PCD_MspInit+0x70>)
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d001      	beq.n	8007df4 <HAL_PCD_MspInit+0x1c>
}
 8007df0:	b008      	add	sp, #32
 8007df2:	bd10      	pop	{r4, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007df4:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8007df8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007dfa:	f043 0301 	orr.w	r3, r3, #1
 8007dfe:	64e3      	str	r3, [r4, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007e00:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8007e08:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007e0a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007e0e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e10:	2302      	movs	r3, #2
 8007e12:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8007e14:	230a      	movs	r3, #10
 8007e16:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e18:	a903      	add	r1, sp, #12
 8007e1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007e1e:	f7fb f92b 	bl	8003078 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007e22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e28:	65a3      	str	r3, [r4, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007e2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007e30:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8007e32:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8007e34:	2200      	movs	r2, #0
 8007e36:	4611      	mov	r1, r2
 8007e38:	2014      	movs	r0, #20
 8007e3a:	f7fb f8d5 	bl	8002fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8007e3e:	2014      	movs	r0, #20
 8007e40:	f7fb f8e2 	bl	8003008 <HAL_NVIC_EnableIRQ>
}
 8007e44:	e7d4      	b.n	8007df0 <HAL_PCD_MspInit+0x18>
 8007e46:	bf00      	nop
 8007e48:	40006800 	.word	0x40006800

08007e4c <HAL_PCD_SetupStageCallback>:
{
 8007e4c:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007e4e:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 8007e52:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8007e56:	f000 f95b 	bl	8008110 <USBD_LL_SetupStage>
}
 8007e5a:	bd08      	pop	{r3, pc}

08007e5c <HAL_PCD_DataOutStageCallback>:
{
 8007e5c:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007e5e:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8007e62:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8007e66:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8007e6a:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8007e6e:	f000 f9e1 	bl	8008234 <USBD_LL_DataOutStage>
}
 8007e72:	bd08      	pop	{r3, pc}

08007e74 <HAL_PCD_DataInStageCallback>:
{
 8007e74:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007e76:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8007e7a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8007e7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e80:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8007e84:	f000 fa38 	bl	80082f8 <USBD_LL_DataInStage>
}
 8007e88:	bd08      	pop	{r3, pc}

08007e8a <HAL_PCD_SOFCallback>:
{
 8007e8a:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007e8c:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8007e90:	f000 f9bb 	bl	800820a <USBD_LL_SOF>
}
 8007e94:	bd08      	pop	{r3, pc}

08007e96 <HAL_PCD_ResetCallback>:
{
 8007e96:	b510      	push	{r4, lr}
 8007e98:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007e9a:	7943      	ldrb	r3, [r0, #5]
 8007e9c:	2b02      	cmp	r3, #2
 8007e9e:	d109      	bne.n	8007eb4 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8007ea6:	f000 f991 	bl	80081cc <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007eaa:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8007eae:	f000 f95b 	bl	8008168 <USBD_LL_Reset>
}
 8007eb2:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007eb4:	f7f9 fe34 	bl	8001b20 <Error_Handler>
 8007eb8:	e7f2      	b.n	8007ea0 <HAL_PCD_ResetCallback+0xa>
	...

08007ebc <HAL_PCD_SuspendCallback>:
{
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007ec0:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8007ec4:	f000 f985 	bl	80081d2 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8007ec8:	7a63      	ldrb	r3, [r4, #9]
 8007eca:	b123      	cbz	r3, 8007ed6 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007ecc:	4a02      	ldr	r2, [pc, #8]	@ (8007ed8 <HAL_PCD_SuspendCallback+0x1c>)
 8007ece:	6913      	ldr	r3, [r2, #16]
 8007ed0:	f043 0306 	orr.w	r3, r3, #6
 8007ed4:	6113      	str	r3, [r2, #16]
}
 8007ed6:	bd10      	pop	{r4, pc}
 8007ed8:	e000ed00 	.word	0xe000ed00

08007edc <HAL_PCD_ResumeCallback>:
{
 8007edc:	b510      	push	{r4, lr}
 8007ede:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 8007ee0:	7a43      	ldrb	r3, [r0, #9]
 8007ee2:	b923      	cbnz	r3, 8007eee <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007ee4:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8007ee8:	f000 f982 	bl	80081f0 <USBD_LL_Resume>
}
 8007eec:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007eee:	4a04      	ldr	r2, [pc, #16]	@ (8007f00 <HAL_PCD_ResumeCallback+0x24>)
 8007ef0:	6913      	ldr	r3, [r2, #16]
 8007ef2:	f023 0306 	bic.w	r3, r3, #6
 8007ef6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007ef8:	f7ff ff6a 	bl	8007dd0 <SystemClockConfig_Resume>
 8007efc:	e7f2      	b.n	8007ee4 <HAL_PCD_ResumeCallback+0x8>
 8007efe:	bf00      	nop
 8007f00:	e000ed00 	.word	0xe000ed00

08007f04 <USBD_LL_Init>:
{
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	4605      	mov	r5, r0
  hpcd_USB_FS.pData = pdev;
 8007f08:	4c18      	ldr	r4, [pc, #96]	@ (8007f6c <USBD_LL_Init+0x68>)
 8007f0a:	f8c4 02d8 	str.w	r0, [r4, #728]	@ 0x2d8
  pdev->pData = &hpcd_USB_FS;
 8007f0e:	f8c0 42c8 	str.w	r4, [r0, #712]	@ 0x2c8
  HAL_PWREx_EnableVddUSB();
 8007f12:	f7fc fc81 	bl	8004818 <HAL_PWREx_EnableVddUSB>
  hpcd_USB_FS.Instance = USB;
 8007f16:	4b16      	ldr	r3, [pc, #88]	@ (8007f70 <USBD_LL_Init+0x6c>)
 8007f18:	6023      	str	r3, [r4, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007f1a:	2308      	movs	r3, #8
 8007f1c:	7123      	strb	r3, [r4, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007f1e:	2302      	movs	r3, #2
 8007f20:	7163      	strb	r3, [r4, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007f22:	71e3      	strb	r3, [r4, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8007f24:	2300      	movs	r3, #0
 8007f26:	7223      	strb	r3, [r4, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007f28:	7263      	strb	r3, [r4, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007f2a:	72a3      	strb	r3, [r4, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007f2c:	72e3      	strb	r3, [r4, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f7fb fd04 	bl	800393c <HAL_PCD_Init>
 8007f34:	b9b8      	cbnz	r0, 8007f66 <USBD_LL_Init+0x62>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007f36:	2318      	movs	r3, #24
 8007f38:	2200      	movs	r2, #0
 8007f3a:	4611      	mov	r1, r2
 8007f3c:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 8007f40:	f7fc fc27 	bl	8004792 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007f44:	2358      	movs	r3, #88	@ 0x58
 8007f46:	2200      	movs	r2, #0
 8007f48:	2180      	movs	r1, #128	@ 0x80
 8007f4a:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 8007f4e:	f7fc fc20 	bl	8004792 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8007f52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f56:	2200      	movs	r2, #0
 8007f58:	2181      	movs	r1, #129	@ 0x81
 8007f5a:	f8d5 02c8 	ldr.w	r0, [r5, #712]	@ 0x2c8
 8007f5e:	f7fc fc18 	bl	8004792 <HAL_PCDEx_PMAConfig>
}
 8007f62:	2000      	movs	r0, #0
 8007f64:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 8007f66:	f7f9 fddb 	bl	8001b20 <Error_Handler>
 8007f6a:	e7e4      	b.n	8007f36 <USBD_LL_Init+0x32>
 8007f6c:	2000097c 	.word	0x2000097c
 8007f70:	40006800 	.word	0x40006800

08007f74 <USBD_LL_Start>:
{
 8007f74:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8007f76:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007f7a:	f7fb fd3a 	bl	80039f2 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f7e:	f7ff ff1d 	bl	8007dbc <USBD_Get_USB_Status>
}
 8007f82:	bd08      	pop	{r3, pc}

08007f84 <USBD_LL_OpenEP>:
{
 8007f84:	b508      	push	{r3, lr}
 8007f86:	4694      	mov	ip, r2
 8007f88:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007f8a:	4663      	mov	r3, ip
 8007f8c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007f90:	f7fc facb 	bl	800452a <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f94:	f7ff ff12 	bl	8007dbc <USBD_Get_USB_Status>
}
 8007f98:	bd08      	pop	{r3, pc}

08007f9a <USBD_LL_CloseEP>:
{
 8007f9a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007f9c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007fa0:	f7fc fb06 	bl	80045b0 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fa4:	f7ff ff0a 	bl	8007dbc <USBD_Get_USB_Status>
}
 8007fa8:	bd08      	pop	{r3, pc}

08007faa <USBD_LL_StallEP>:
{
 8007faa:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007fac:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007fb0:	f7fc fb77 	bl	80046a2 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fb4:	f7ff ff02 	bl	8007dbc <USBD_Get_USB_Status>
}
 8007fb8:	bd08      	pop	{r3, pc}

08007fba <USBD_LL_ClearStallEP>:
{
 8007fba:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007fbc:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007fc0:	f7fc fba8 	bl	8004714 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fc4:	f7ff fefa 	bl	8007dbc <USBD_Get_USB_Status>
}
 8007fc8:	bd08      	pop	{r3, pc}

08007fca <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007fca:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8
  if((ep_addr & 0x80) == 0x80)
 8007fce:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007fd2:	d108      	bne.n	8007fe6 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007fd4:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8007fd8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007fdc:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007fe0:	f893 0152 	ldrb.w	r0, [r3, #338]	@ 0x152
}
 8007fe4:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007fe6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8007fea:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007fee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007ff2:	7c98      	ldrb	r0, [r3, #18]
 8007ff4:	4770      	bx	lr

08007ff6 <USBD_LL_SetUSBAddress>:
{
 8007ff6:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007ff8:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007ffc:	f7fc f9a9 	bl	8004352 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008000:	f7ff fedc 	bl	8007dbc <USBD_Get_USB_Status>
}
 8008004:	bd08      	pop	{r3, pc}

08008006 <USBD_LL_Transmit>:
{
 8008006:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008008:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800800c:	f7fc fb23 	bl	8004656 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008010:	f7ff fed4 	bl	8007dbc <USBD_Get_USB_Status>
}
 8008014:	bd08      	pop	{r3, pc}

08008016 <USBD_LL_PrepareReceive>:
{
 8008016:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008018:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800801c:	f7fc fafe 	bl	800461c <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008020:	f7ff fecc 	bl	8007dbc <USBD_Get_USB_Status>
}
 8008024:	bd08      	pop	{r3, pc}
	...

08008028 <HAL_PCDEx_LPM_Callback>:
{
 8008028:	b510      	push	{r4, lr}
 800802a:	4604      	mov	r4, r0
  switch (msg)
 800802c:	b169      	cbz	r1, 800804a <HAL_PCDEx_LPM_Callback+0x22>
 800802e:	2901      	cmp	r1, #1
 8008030:	d111      	bne.n	8008056 <HAL_PCDEx_LPM_Callback+0x2e>
    USBD_LL_Suspend(hpcd->pData);
 8008032:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8008036:	f000 f8cc 	bl	80081d2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800803a:	7a63      	ldrb	r3, [r4, #9]
 800803c:	b15b      	cbz	r3, 8008056 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800803e:	4a0a      	ldr	r2, [pc, #40]	@ (8008068 <HAL_PCDEx_LPM_Callback+0x40>)
 8008040:	6913      	ldr	r3, [r2, #16]
 8008042:	f043 0306 	orr.w	r3, r3, #6
 8008046:	6113      	str	r3, [r2, #16]
}
 8008048:	e005      	b.n	8008056 <HAL_PCDEx_LPM_Callback+0x2e>
    if (hpcd->Init.low_power_enable)
 800804a:	7a43      	ldrb	r3, [r0, #9]
 800804c:	b923      	cbnz	r3, 8008058 <HAL_PCDEx_LPM_Callback+0x30>
    USBD_LL_Resume(hpcd->pData);
 800804e:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8008052:	f000 f8cd 	bl	80081f0 <USBD_LL_Resume>
}
 8008056:	bd10      	pop	{r4, pc}
      SystemClockConfig_Resume();
 8008058:	f7ff feba 	bl	8007dd0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800805c:	4a02      	ldr	r2, [pc, #8]	@ (8008068 <HAL_PCDEx_LPM_Callback+0x40>)
 800805e:	6913      	ldr	r3, [r2, #16]
 8008060:	f023 0306 	bic.w	r3, r3, #6
 8008064:	6113      	str	r3, [r2, #16]
 8008066:	e7f2      	b.n	800804e <HAL_PCDEx_LPM_Callback+0x26>
 8008068:	e000ed00 	.word	0xe000ed00

0800806c <USBD_static_malloc>:
}
 800806c:	4800      	ldr	r0, [pc, #0]	@ (8008070 <USBD_static_malloc+0x4>)
 800806e:	4770      	bx	lr
 8008070:	20000968 	.word	0x20000968

08008074 <USBD_static_free>:
}
 8008074:	4770      	bx	lr

08008076 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008076:	b198      	cbz	r0, 80080a0 <USBD_Init+0x2a>
{
 8008078:	b508      	push	{r3, lr}
 800807a:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800807c:	2000      	movs	r0, #0
 800807e:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008082:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008086:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800808a:	b109      	cbz	r1, 8008090 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 800808c:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008090:	2101      	movs	r1, #1
 8008092:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008096:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008098:	4618      	mov	r0, r3
 800809a:	f7ff ff33 	bl	8007f04 <USBD_LL_Init>

  return ret;
}
 800809e:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 80080a0:	2003      	movs	r0, #3
}
 80080a2:	4770      	bx	lr

080080a4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080a4:	b510      	push	{r4, lr}
 80080a6:	b082      	sub	sp, #8
  uint16_t len = 0U;
 80080a8:	2300      	movs	r3, #0
 80080aa:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 80080ae:	b1b9      	cbz	r1, 80080e0 <USBD_RegisterClass+0x3c>
 80080b0:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80080b2:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80080b6:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80080ba:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80080bc:	b143      	cbz	r3, 80080d0 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80080be:	32ae      	adds	r2, #174	@ 0xae
 80080c0:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80080c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c6:	f10d 0006 	add.w	r0, sp, #6
 80080ca:	4798      	blx	r3
 80080cc:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80080d0:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 80080d4:	3301      	adds	r3, #1
 80080d6:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 80080da:	2000      	movs	r0, #0
}
 80080dc:	b002      	add	sp, #8
 80080de:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80080e0:	2003      	movs	r0, #3
 80080e2:	e7fb      	b.n	80080dc <USBD_RegisterClass+0x38>

080080e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80080e4:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80080e6:	f7ff ff45 	bl	8007f74 <USBD_LL_Start>
}
 80080ea:	bd08      	pop	{r3, pc}

080080ec <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080ec:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80080ee:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80080f2:	b113      	cbz	r3, 80080fa <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80080f8:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 80080fa:	2000      	movs	r0, #0
 80080fc:	e7fc      	b.n	80080f8 <USBD_SetClassConfig+0xc>

080080fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080fe:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008100:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	4798      	blx	r3
 8008108:	b900      	cbnz	r0, 800810c <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800810a:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 800810c:	2003      	movs	r0, #3
 800810e:	e7fc      	b.n	800810a <USBD_ClrClassConfig+0xc>

08008110 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008114:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8008118:	4628      	mov	r0, r5
 800811a:	f000 f988 	bl	800842e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800811e:	2301      	movs	r3, #1
 8008120:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008124:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8008128:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800812c:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8008130:	f001 031f 	and.w	r3, r1, #31
 8008134:	2b01      	cmp	r3, #1
 8008136:	d007      	beq.n	8008148 <USBD_LL_SetupStage+0x38>
 8008138:	2b02      	cmp	r3, #2
 800813a:	d00a      	beq.n	8008152 <USBD_LL_SetupStage+0x42>
 800813c:	b973      	cbnz	r3, 800815c <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800813e:	4629      	mov	r1, r5
 8008140:	4620      	mov	r0, r4
 8008142:	f000 fb5b 	bl	80087fc <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8008146:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008148:	4629      	mov	r1, r5
 800814a:	4620      	mov	r0, r4
 800814c:	f000 fb91 	bl	8008872 <USBD_StdItfReq>
      break;
 8008150:	e7f9      	b.n	8008146 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008152:	4629      	mov	r1, r5
 8008154:	4620      	mov	r0, r4
 8008156:	f000 fbce 	bl	80088f6 <USBD_StdEPReq>
      break;
 800815a:	e7f4      	b.n	8008146 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800815c:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8008160:	4620      	mov	r0, r4
 8008162:	f7ff ff22 	bl	8007faa <USBD_LL_StallEP>
      break;
 8008166:	e7ee      	b.n	8008146 <USBD_LL_SetupStage+0x36>

08008168 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800816a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800816c:	2301      	movs	r3, #1
 800816e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008172:	2300      	movs	r3, #0
 8008174:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008178:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800817a:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800817e:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008182:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008186:	b1db      	cbz	r3, 80081c0 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	b1db      	cbz	r3, 80081c4 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800818c:	2100      	movs	r1, #0
 800818e:	4798      	blx	r3
 8008190:	4607      	mov	r7, r0
 8008192:	b9c8      	cbnz	r0, 80081c8 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008194:	2340      	movs	r3, #64	@ 0x40
 8008196:	2200      	movs	r2, #0
 8008198:	4611      	mov	r1, r2
 800819a:	4620      	mov	r0, r4
 800819c:	f7ff fef2 	bl	8007f84 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80081a0:	2601      	movs	r6, #1
 80081a2:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80081a6:	2540      	movs	r5, #64	@ 0x40
 80081a8:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081ac:	462b      	mov	r3, r5
 80081ae:	2200      	movs	r2, #0
 80081b0:	2180      	movs	r1, #128	@ 0x80
 80081b2:	4620      	mov	r0, r4
 80081b4:	f7ff fee6 	bl	8007f84 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80081b8:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80081ba:	6225      	str	r5, [r4, #32]

  return ret;
}
 80081bc:	4638      	mov	r0, r7
 80081be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 80081c0:	2700      	movs	r7, #0
 80081c2:	e7e7      	b.n	8008194 <USBD_LL_Reset+0x2c>
 80081c4:	2700      	movs	r7, #0
 80081c6:	e7e5      	b.n	8008194 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 80081c8:	2703      	movs	r7, #3
 80081ca:	e7e3      	b.n	8008194 <USBD_LL_Reset+0x2c>

080081cc <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80081cc:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80081ce:	2000      	movs	r0, #0
 80081d0:	4770      	bx	lr

080081d2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80081d2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	2b04      	cmp	r3, #4
 80081da:	d004      	beq.n	80081e6 <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 80081dc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80081e6:	2304      	movs	r3, #4
 80081e8:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80081ec:	2000      	movs	r0, #0
 80081ee:	4770      	bx	lr

080081f0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80081f0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	2b04      	cmp	r3, #4
 80081f8:	d001      	beq.n	80081fe <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 80081fa:	2000      	movs	r0, #0
 80081fc:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 80081fe:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8008202:	b2db      	uxtb	r3, r3
 8008204:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8008208:	e7f7      	b.n	80081fa <USBD_LL_Resume+0xa>

0800820a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800820a:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800820c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b03      	cmp	r3, #3
 8008214:	d001      	beq.n	800821a <USBD_LL_SOF+0x10>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8008216:	2000      	movs	r0, #0
 8008218:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 800821a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800821e:	2b00      	cmp	r3, #0
 8008220:	d0f9      	beq.n	8008216 <USBD_LL_SOF+0xc>
      if (pdev->pClass[0]->SOF != NULL)
 8008222:	69db      	ldr	r3, [r3, #28]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d0f6      	beq.n	8008216 <USBD_LL_SOF+0xc>
        (void)pdev->pClass[0]->SOF(pdev);
 8008228:	4798      	blx	r3
 800822a:	e7f4      	b.n	8008216 <USBD_LL_SOF+0xc>

0800822c <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800822c:	2000      	movs	r0, #0
 800822e:	4770      	bx	lr

08008230 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8008230:	2000      	movs	r0, #0
 8008232:	4770      	bx	lr

08008234 <USBD_LL_DataOutStage>:
{
 8008234:	b538      	push	{r3, r4, r5, lr}
 8008236:	4604      	mov	r4, r0
  if (epnum == 0U)
 8008238:	460d      	mov	r5, r1
 800823a:	2900      	cmp	r1, #0
 800823c:	d142      	bne.n	80082c4 <USBD_LL_DataOutStage+0x90>
 800823e:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008240:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8008244:	2a03      	cmp	r2, #3
 8008246:	d001      	beq.n	800824c <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8008248:	4608      	mov	r0, r1
}
 800824a:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800824c:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8008250:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8008254:	4291      	cmp	r1, r2
 8008256:	d809      	bhi.n	800826c <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8008258:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 800825c:	f003 031f 	and.w	r3, r3, #31
 8008260:	2b01      	cmp	r3, #1
 8008262:	d00e      	beq.n	8008282 <USBD_LL_DataOutStage+0x4e>
 8008264:	2b02      	cmp	r3, #2
 8008266:	d01b      	beq.n	80082a0 <USBD_LL_DataOutStage+0x6c>
 8008268:	4628      	mov	r0, r5
 800826a:	e00f      	b.n	800828c <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 800826c:	1a89      	subs	r1, r1, r2
 800826e:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008272:	428a      	cmp	r2, r1
 8008274:	bf28      	it	cs
 8008276:	460a      	movcs	r2, r1
 8008278:	4619      	mov	r1, r3
 800827a:	f000 fe3a 	bl	8008ef2 <USBD_CtlContinueRx>
  return USBD_OK;
 800827e:	4628      	mov	r0, r5
 8008280:	e7e3      	b.n	800824a <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008282:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8008286:	f7ff ffd1 	bl	800822c <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800828a:	b920      	cbnz	r0, 8008296 <USBD_LL_DataOutStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800828c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b03      	cmp	r3, #3
 8008294:	d009      	beq.n	80082aa <USBD_LL_DataOutStage+0x76>
        (void)USBD_CtlSendStatus(pdev);
 8008296:	4620      	mov	r0, r4
 8008298:	f000 fe33 	bl	8008f02 <USBD_CtlSendStatus>
  return USBD_OK;
 800829c:	4628      	mov	r0, r5
 800829e:	e7d4      	b.n	800824a <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80082a0:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 80082a4:	f7ff ffc4 	bl	8008230 <USBD_CoreFindEP>
            break;
 80082a8:	e7ef      	b.n	800828a <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80082aa:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80082ae:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80082b2:	691a      	ldr	r2, [r3, #16]
 80082b4:	2a00      	cmp	r2, #0
 80082b6:	d0ee      	beq.n	8008296 <USBD_LL_DataOutStage+0x62>
              pdev->classId = idx;
 80082b8:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	4620      	mov	r0, r4
 80082c0:	4798      	blx	r3
 80082c2:	e7e8      	b.n	8008296 <USBD_LL_DataOutStage+0x62>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80082c4:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80082c8:	f7ff ffb2 	bl	8008230 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80082cc:	b990      	cbnz	r0, 80082f4 <USBD_LL_DataOutStage+0xc0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082ce:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b03      	cmp	r3, #3
 80082d6:	d1b8      	bne.n	800824a <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 80082d8:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80082dc:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80082e0:	699a      	ldr	r2, [r3, #24]
 80082e2:	2a00      	cmp	r2, #0
 80082e4:	d0b1      	beq.n	800824a <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 80082e6:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80082ea:	699b      	ldr	r3, [r3, #24]
 80082ec:	4629      	mov	r1, r5
 80082ee:	4620      	mov	r0, r4
 80082f0:	4798      	blx	r3
      if (ret != USBD_OK)
 80082f2:	e7aa      	b.n	800824a <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 80082f4:	2000      	movs	r0, #0
 80082f6:	e7a8      	b.n	800824a <USBD_LL_DataOutStage+0x16>

080082f8 <USBD_LL_DataInStage>:
{
 80082f8:	b538      	push	{r3, r4, r5, lr}
 80082fa:	4604      	mov	r4, r0
  if (epnum == 0U)
 80082fc:	460d      	mov	r5, r1
 80082fe:	2900      	cmp	r1, #0
 8008300:	d14b      	bne.n	800839a <USBD_LL_DataInStage+0xa2>
 8008302:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008304:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8008308:	2a02      	cmp	r2, #2
 800830a:	d007      	beq.n	800831c <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 800830c:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8008310:	b118      	cbz	r0, 800831a <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8008312:	2300      	movs	r3, #0
 8008314:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8008318:	4628      	mov	r0, r5
}
 800831a:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800831c:	69c2      	ldr	r2, [r0, #28]
 800831e:	6a01      	ldr	r1, [r0, #32]
 8008320:	428a      	cmp	r2, r1
 8008322:	d80e      	bhi.n	8008342 <USBD_LL_DataInStage+0x4a>
        if ((pep->maxpacket == pep->rem_length) &&
 8008324:	428a      	cmp	r2, r1
 8008326:	d018      	beq.n	800835a <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008328:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b03      	cmp	r3, #3
 8008330:	d027      	beq.n	8008382 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008332:	2180      	movs	r1, #128	@ 0x80
 8008334:	4620      	mov	r0, r4
 8008336:	f7ff fe38 	bl	8007faa <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800833a:	4620      	mov	r0, r4
 800833c:	f000 fdec 	bl	8008f18 <USBD_CtlReceiveStatus>
 8008340:	e7e4      	b.n	800830c <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8008342:	1a52      	subs	r2, r2, r1
 8008344:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008346:	4619      	mov	r1, r3
 8008348:	f000 fdcb 	bl	8008ee2 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800834c:	2300      	movs	r3, #0
 800834e:	461a      	mov	r2, r3
 8008350:	4619      	mov	r1, r3
 8008352:	4620      	mov	r0, r4
 8008354:	f7ff fe5f 	bl	8008016 <USBD_LL_PrepareReceive>
 8008358:	e7d8      	b.n	800830c <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800835a:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800835c:	4299      	cmp	r1, r3
 800835e:	d8e3      	bhi.n	8008328 <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8008360:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008364:	4293      	cmp	r3, r2
 8008366:	d2df      	bcs.n	8008328 <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008368:	2200      	movs	r2, #0
 800836a:	4611      	mov	r1, r2
 800836c:	f000 fdb9 	bl	8008ee2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008370:	2100      	movs	r1, #0
 8008372:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008376:	460b      	mov	r3, r1
 8008378:	460a      	mov	r2, r1
 800837a:	4620      	mov	r0, r4
 800837c:	f7ff fe4b 	bl	8008016 <USBD_LL_PrepareReceive>
 8008380:	e7c4      	b.n	800830c <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008382:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8008386:	68da      	ldr	r2, [r3, #12]
 8008388:	2a00      	cmp	r2, #0
 800838a:	d0d2      	beq.n	8008332 <USBD_LL_DataInStage+0x3a>
              pdev->classId = 0U;
 800838c:	2200      	movs	r2, #0
 800838e:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008392:	68db      	ldr	r3, [r3, #12]
 8008394:	4620      	mov	r0, r4
 8008396:	4798      	blx	r3
 8008398:	e7cb      	b.n	8008332 <USBD_LL_DataInStage+0x3a>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800839a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800839e:	f7ff ff47 	bl	8008230 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083a2:	b990      	cbnz	r0, 80083ca <USBD_LL_DataInStage+0xd2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083a4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d1b5      	bne.n	800831a <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 80083ae:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80083b2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80083b6:	695a      	ldr	r2, [r3, #20]
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	d0ae      	beq.n	800831a <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 80083bc:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	4629      	mov	r1, r5
 80083c4:	4620      	mov	r0, r4
 80083c6:	4798      	blx	r3
          if (ret != USBD_OK)
 80083c8:	e7a7      	b.n	800831a <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 80083ca:	2000      	movs	r0, #0
 80083cc:	e7a5      	b.n	800831a <USBD_LL_DataInStage+0x22>

080083ce <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 80083ce:	880b      	ldrh	r3, [r1, #0]
 80083d0:	7802      	ldrb	r2, [r0, #0]
 80083d2:	4413      	add	r3, r2
 80083d4:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80083d6:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 80083d8:	4418      	add	r0, r3
 80083da:	4770      	bx	lr

080083dc <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 80083dc:	8842      	ldrh	r2, [r0, #2]
 80083de:	7803      	ldrb	r3, [r0, #0]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d918      	bls.n	8008416 <USBD_GetEpDesc+0x3a>
{
 80083e4:	b530      	push	{r4, r5, lr}
 80083e6:	b083      	sub	sp, #12
 80083e8:	4604      	mov	r4, r0
 80083ea:	460d      	mov	r5, r1
    ptr = desc->bLength;
 80083ec:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 80083f0:	8863      	ldrh	r3, [r4, #2]
 80083f2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d20a      	bcs.n	8008410 <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80083fa:	f10d 0106 	add.w	r1, sp, #6
 80083fe:	f7ff ffe6 	bl	80083ce <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008402:	7843      	ldrb	r3, [r0, #1]
 8008404:	2b05      	cmp	r3, #5
 8008406:	d1f3      	bne.n	80083f0 <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8008408:	7883      	ldrb	r3, [r0, #2]
 800840a:	42ab      	cmp	r3, r5
 800840c:	d1f0      	bne.n	80083f0 <USBD_GetEpDesc+0x14>
 800840e:	e000      	b.n	8008412 <USBD_GetEpDesc+0x36>
 8008410:	2000      	movs	r0, #0
}
 8008412:	b003      	add	sp, #12
 8008414:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008416:	2000      	movs	r0, #0
}
 8008418:	4770      	bx	lr

0800841a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800841a:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800841c:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800841e:	e002      	b.n	8008426 <USBD_GetLen+0xc>
  {
    len++;
 8008420:	3001      	adds	r0, #1
 8008422:	b2c0      	uxtb	r0, r0
    pbuff++;
 8008424:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8008426:	781a      	ldrb	r2, [r3, #0]
 8008428:	2a00      	cmp	r2, #0
 800842a:	d1f9      	bne.n	8008420 <USBD_GetLen+0x6>
  }

  return len;
}
 800842c:	4770      	bx	lr

0800842e <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800842e:	780b      	ldrb	r3, [r1, #0]
 8008430:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8008432:	784b      	ldrb	r3, [r1, #1]
 8008434:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8008436:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8008438:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800843a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800843e:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8008440:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8008442:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008444:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8008448:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800844a:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800844c:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800844e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8008452:	80c3      	strh	r3, [r0, #6]
}
 8008454:	4770      	bx	lr

08008456 <USBD_CtlError>:
{
 8008456:	b510      	push	{r4, lr}
 8008458:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800845a:	2180      	movs	r1, #128	@ 0x80
 800845c:	f7ff fda5 	bl	8007faa <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008460:	2100      	movs	r1, #0
 8008462:	4620      	mov	r0, r4
 8008464:	f7ff fda1 	bl	8007faa <USBD_LL_StallEP>
}
 8008468:	bd10      	pop	{r4, pc}

0800846a <USBD_GetDescriptor>:
{
 800846a:	b530      	push	{r4, r5, lr}
 800846c:	b083      	sub	sp, #12
 800846e:	4604      	mov	r4, r0
 8008470:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8008472:	2300      	movs	r3, #0
 8008474:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8008478:	884a      	ldrh	r2, [r1, #2]
 800847a:	0a13      	lsrs	r3, r2, #8
 800847c:	3b01      	subs	r3, #1
 800847e:	2b0e      	cmp	r3, #14
 8008480:	f200 80bc 	bhi.w	80085fc <USBD_GetDescriptor+0x192>
 8008484:	e8df f003 	tbb	[pc, r3]
 8008488:	ba443015 	.word	0xba443015
 800848c:	baab9eba 	.word	0xbaab9eba
 8008490:	babababa 	.word	0xbabababa
 8008494:	baba      	.short	0xbaba
 8008496:	08          	.byte	0x08
 8008497:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008498:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800849c:	69db      	ldr	r3, [r3, #28]
 800849e:	b123      	cbz	r3, 80084aa <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80084a0:	f10d 0106 	add.w	r1, sp, #6
 80084a4:	7c00      	ldrb	r0, [r0, #16]
 80084a6:	4798      	blx	r3
  if (err != 0U)
 80084a8:	e00a      	b.n	80084c0 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80084aa:	4629      	mov	r1, r5
 80084ac:	f7ff ffd3 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 80084b0:	e018      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80084b2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f10d 0106 	add.w	r1, sp, #6
 80084bc:	7c00      	ldrb	r0, [r0, #16]
 80084be:	4798      	blx	r3
  if (req->wLength != 0U)
 80084c0:	88ea      	ldrh	r2, [r5, #6]
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	f000 80a3 	beq.w	800860e <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 80084c8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 8099 	beq.w	8008604 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 80084d2:	429a      	cmp	r2, r3
 80084d4:	bf28      	it	cs
 80084d6:	461a      	movcs	r2, r3
 80084d8:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80084dc:	4601      	mov	r1, r0
 80084de:	4620      	mov	r0, r4
 80084e0:	f000 fcf2 	bl	8008ec8 <USBD_CtlSendData>
}
 80084e4:	b003      	add	sp, #12
 80084e6:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084e8:	7c03      	ldrb	r3, [r0, #16]
 80084ea:	b943      	cbnz	r3, 80084fe <USBD_GetDescriptor+0x94>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80084ec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80084f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f2:	f10d 0006 	add.w	r0, sp, #6
 80084f6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80084f8:	2302      	movs	r3, #2
 80084fa:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80084fc:	e7e0      	b.n	80084c0 <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80084fe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008504:	f10d 0006 	add.w	r0, sp, #6
 8008508:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800850a:	2302      	movs	r3, #2
 800850c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800850e:	e7d7      	b.n	80084c0 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8008510:	b2d2      	uxtb	r2, r2
 8008512:	2a05      	cmp	r2, #5
 8008514:	d852      	bhi.n	80085bc <USBD_GetDescriptor+0x152>
 8008516:	e8df f002 	tbb	[pc, r2]
 800851a:	1003      	.short	0x1003
 800851c:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008520:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	b123      	cbz	r3, 8008532 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008528:	f10d 0106 	add.w	r1, sp, #6
 800852c:	7c00      	ldrb	r0, [r0, #16]
 800852e:	4798      	blx	r3
  if (err != 0U)
 8008530:	e7c6      	b.n	80084c0 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008532:	4629      	mov	r1, r5
 8008534:	f7ff ff8f 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 8008538:	e7d4      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800853a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	b123      	cbz	r3, 800854c <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008542:	f10d 0106 	add.w	r1, sp, #6
 8008546:	7c00      	ldrb	r0, [r0, #16]
 8008548:	4798      	blx	r3
  if (err != 0U)
 800854a:	e7b9      	b.n	80084c0 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800854c:	4629      	mov	r1, r5
 800854e:	f7ff ff82 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 8008552:	e7c7      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008554:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	b123      	cbz	r3, 8008566 <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800855c:	f10d 0106 	add.w	r1, sp, #6
 8008560:	7c00      	ldrb	r0, [r0, #16]
 8008562:	4798      	blx	r3
  if (err != 0U)
 8008564:	e7ac      	b.n	80084c0 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008566:	4629      	mov	r1, r5
 8008568:	f7ff ff75 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 800856c:	e7ba      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800856e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008572:	691b      	ldr	r3, [r3, #16]
 8008574:	b123      	cbz	r3, 8008580 <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008576:	f10d 0106 	add.w	r1, sp, #6
 800857a:	7c00      	ldrb	r0, [r0, #16]
 800857c:	4798      	blx	r3
  if (err != 0U)
 800857e:	e79f      	b.n	80084c0 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008580:	4629      	mov	r1, r5
 8008582:	f7ff ff68 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 8008586:	e7ad      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008588:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	b123      	cbz	r3, 800859a <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008590:	f10d 0106 	add.w	r1, sp, #6
 8008594:	7c00      	ldrb	r0, [r0, #16]
 8008596:	4798      	blx	r3
  if (err != 0U)
 8008598:	e792      	b.n	80084c0 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800859a:	4629      	mov	r1, r5
 800859c:	f7ff ff5b 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 80085a0:	e7a0      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80085a2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80085a6:	699b      	ldr	r3, [r3, #24]
 80085a8:	b123      	cbz	r3, 80085b4 <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80085aa:	f10d 0106 	add.w	r1, sp, #6
 80085ae:	7c00      	ldrb	r0, [r0, #16]
 80085b0:	4798      	blx	r3
  if (err != 0U)
 80085b2:	e785      	b.n	80084c0 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80085b4:	4629      	mov	r1, r5
 80085b6:	f7ff ff4e 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 80085ba:	e793      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 80085bc:	4629      	mov	r1, r5
 80085be:	f7ff ff4a 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 80085c2:	e78f      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085c4:	7c03      	ldrb	r3, [r0, #16]
 80085c6:	b933      	cbnz	r3, 80085d6 <USBD_GetDescriptor+0x16c>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80085c8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80085cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085ce:	f10d 0006 	add.w	r0, sp, #6
 80085d2:	4798      	blx	r3
  if (err != 0U)
 80085d4:	e774      	b.n	80084c0 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80085d6:	4629      	mov	r1, r5
 80085d8:	f7ff ff3d 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 80085dc:	e782      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085de:	7c03      	ldrb	r3, [r0, #16]
 80085e0:	b943      	cbnz	r3, 80085f4 <USBD_GetDescriptor+0x18a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80085e2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80085e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e8:	f10d 0006 	add.w	r0, sp, #6
 80085ec:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80085ee:	2307      	movs	r3, #7
 80085f0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80085f2:	e765      	b.n	80084c0 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80085f4:	4629      	mov	r1, r5
 80085f6:	f7ff ff2e 	bl	8008456 <USBD_CtlError>
  if (err != 0U)
 80085fa:	e773      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 80085fc:	4629      	mov	r1, r5
 80085fe:	f7ff ff2a 	bl	8008456 <USBD_CtlError>
    return;
 8008602:	e76f      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 8008604:	4629      	mov	r1, r5
 8008606:	4620      	mov	r0, r4
 8008608:	f7ff ff25 	bl	8008456 <USBD_CtlError>
 800860c:	e76a      	b.n	80084e4 <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 800860e:	4620      	mov	r0, r4
 8008610:	f000 fc77 	bl	8008f02 <USBD_CtlSendStatus>
 8008614:	e766      	b.n	80084e4 <USBD_GetDescriptor+0x7a>

08008616 <USBD_SetAddress>:
{
 8008616:	b538      	push	{r3, r4, r5, lr}
 8008618:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800861a:	888b      	ldrh	r3, [r1, #4]
 800861c:	b9fb      	cbnz	r3, 800865e <USBD_SetAddress+0x48>
 800861e:	88cb      	ldrh	r3, [r1, #6]
 8008620:	b9eb      	cbnz	r3, 800865e <USBD_SetAddress+0x48>
 8008622:	884b      	ldrh	r3, [r1, #2]
 8008624:	2b7f      	cmp	r3, #127	@ 0x7f
 8008626:	d81a      	bhi.n	800865e <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008628:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800862c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008630:	b2db      	uxtb	r3, r3
 8008632:	2b03      	cmp	r3, #3
 8008634:	d00c      	beq.n	8008650 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 8008636:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800863a:	4629      	mov	r1, r5
 800863c:	f7ff fcdb 	bl	8007ff6 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008640:	4620      	mov	r0, r4
 8008642:	f000 fc5e 	bl	8008f02 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8008646:	b135      	cbz	r5, 8008656 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008648:	2302      	movs	r3, #2
 800864a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800864e:	e009      	b.n	8008664 <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 8008650:	f7ff ff01 	bl	8008456 <USBD_CtlError>
 8008654:	e006      	b.n	8008664 <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008656:	2301      	movs	r3, #1
 8008658:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800865c:	e002      	b.n	8008664 <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800865e:	4620      	mov	r0, r4
 8008660:	f7ff fef9 	bl	8008456 <USBD_CtlError>
}
 8008664:	bd38      	pop	{r3, r4, r5, pc}
	...

08008668 <USBD_SetConfig>:
{
 8008668:	b570      	push	{r4, r5, r6, lr}
 800866a:	4604      	mov	r4, r0
 800866c:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800866e:	788d      	ldrb	r5, [r1, #2]
 8008670:	4b2f      	ldr	r3, [pc, #188]	@ (8008730 <USBD_SetConfig+0xc8>)
 8008672:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008674:	2d01      	cmp	r5, #1
 8008676:	d810      	bhi.n	800869a <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8008678:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800867c:	b2db      	uxtb	r3, r3
 800867e:	2b02      	cmp	r3, #2
 8008680:	d00f      	beq.n	80086a2 <USBD_SetConfig+0x3a>
 8008682:	2b03      	cmp	r3, #3
 8008684:	d026      	beq.n	80086d4 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8008686:	f7ff fee6 	bl	8008456 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800868a:	4b29      	ldr	r3, [pc, #164]	@ (8008730 <USBD_SetConfig+0xc8>)
 800868c:	7819      	ldrb	r1, [r3, #0]
 800868e:	4620      	mov	r0, r4
 8008690:	f7ff fd35 	bl	80080fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008694:	2503      	movs	r5, #3
}
 8008696:	4628      	mov	r0, r5
 8008698:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800869a:	f7ff fedc 	bl	8008456 <USBD_CtlError>
    return USBD_FAIL;
 800869e:	2503      	movs	r5, #3
 80086a0:	e7f9      	b.n	8008696 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 80086a2:	b1a5      	cbz	r5, 80086ce <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 80086a4:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80086a6:	4629      	mov	r1, r5
 80086a8:	f7ff fd20 	bl	80080ec <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80086ac:	4605      	mov	r5, r0
 80086ae:	b138      	cbz	r0, 80086c0 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 80086b0:	4631      	mov	r1, r6
 80086b2:	4620      	mov	r0, r4
 80086b4:	f7ff fecf 	bl	8008456 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80086b8:	2302      	movs	r3, #2
 80086ba:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80086be:	e7ea      	b.n	8008696 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80086c0:	4620      	mov	r0, r4
 80086c2:	f000 fc1e 	bl	8008f02 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80086c6:	2303      	movs	r3, #3
 80086c8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80086cc:	e7e3      	b.n	8008696 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80086ce:	f000 fc18 	bl	8008f02 <USBD_CtlSendStatus>
 80086d2:	e7e0      	b.n	8008696 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 80086d4:	b1cd      	cbz	r5, 800870a <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 80086d6:	6841      	ldr	r1, [r0, #4]
 80086d8:	428d      	cmp	r5, r1
 80086da:	d025      	beq.n	8008728 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80086dc:	b2c9      	uxtb	r1, r1
 80086de:	f7ff fd0e 	bl	80080fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80086e2:	4b13      	ldr	r3, [pc, #76]	@ (8008730 <USBD_SetConfig+0xc8>)
 80086e4:	7819      	ldrb	r1, [r3, #0]
 80086e6:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80086e8:	4620      	mov	r0, r4
 80086ea:	f7ff fcff 	bl	80080ec <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80086ee:	4605      	mov	r5, r0
 80086f0:	b1b0      	cbz	r0, 8008720 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 80086f2:	4631      	mov	r1, r6
 80086f4:	4620      	mov	r0, r4
 80086f6:	f7ff feae 	bl	8008456 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80086fa:	7921      	ldrb	r1, [r4, #4]
 80086fc:	4620      	mov	r0, r4
 80086fe:	f7ff fcfe 	bl	80080fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008702:	2302      	movs	r3, #2
 8008704:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008708:	e7c5      	b.n	8008696 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800870a:	2302      	movs	r3, #2
 800870c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008710:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008712:	4629      	mov	r1, r5
 8008714:	f7ff fcf3 	bl	80080fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008718:	4620      	mov	r0, r4
 800871a:	f000 fbf2 	bl	8008f02 <USBD_CtlSendStatus>
 800871e:	e7ba      	b.n	8008696 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8008720:	4620      	mov	r0, r4
 8008722:	f000 fbee 	bl	8008f02 <USBD_CtlSendStatus>
 8008726:	e7b6      	b.n	8008696 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008728:	f000 fbeb 	bl	8008f02 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800872c:	2500      	movs	r5, #0
 800872e:	e7b2      	b.n	8008696 <USBD_SetConfig+0x2e>
 8008730:	20000c58 	.word	0x20000c58

08008734 <USBD_GetConfig>:
{
 8008734:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8008736:	88cb      	ldrh	r3, [r1, #6]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d10b      	bne.n	8008754 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800873c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008740:	b2db      	uxtb	r3, r3
 8008742:	2b02      	cmp	r3, #2
 8008744:	d909      	bls.n	800875a <USBD_GetConfig+0x26>
 8008746:	2b03      	cmp	r3, #3
 8008748:	d111      	bne.n	800876e <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800874a:	2201      	movs	r2, #1
 800874c:	1d01      	adds	r1, r0, #4
 800874e:	f000 fbbb 	bl	8008ec8 <USBD_CtlSendData>
        break;
 8008752:	e001      	b.n	8008758 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8008754:	f7ff fe7f 	bl	8008456 <USBD_CtlError>
}
 8008758:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800875a:	b25b      	sxtb	r3, r3
 800875c:	b13b      	cbz	r3, 800876e <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 800875e:	4601      	mov	r1, r0
 8008760:	2300      	movs	r3, #0
 8008762:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008766:	2201      	movs	r2, #1
 8008768:	f000 fbae 	bl	8008ec8 <USBD_CtlSendData>
        break;
 800876c:	e7f4      	b.n	8008758 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800876e:	f7ff fe72 	bl	8008456 <USBD_CtlError>
}
 8008772:	e7f1      	b.n	8008758 <USBD_GetConfig+0x24>

08008774 <USBD_GetStatus>:
{
 8008774:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8008776:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800877a:	3b01      	subs	r3, #1
 800877c:	2b02      	cmp	r3, #2
 800877e:	d812      	bhi.n	80087a6 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8008780:	88cb      	ldrh	r3, [r1, #6]
 8008782:	2b02      	cmp	r3, #2
 8008784:	d10c      	bne.n	80087a0 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008786:	2301      	movs	r3, #1
 8008788:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800878a:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800878e:	b10b      	cbz	r3, 8008794 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008790:	2303      	movs	r3, #3
 8008792:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008794:	2202      	movs	r2, #2
 8008796:	f100 010c 	add.w	r1, r0, #12
 800879a:	f000 fb95 	bl	8008ec8 <USBD_CtlSendData>
}
 800879e:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 80087a0:	f7ff fe59 	bl	8008456 <USBD_CtlError>
        break;
 80087a4:	e7fb      	b.n	800879e <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 80087a6:	f7ff fe56 	bl	8008456 <USBD_CtlError>
}
 80087aa:	e7f8      	b.n	800879e <USBD_GetStatus+0x2a>

080087ac <USBD_SetFeature>:
{
 80087ac:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80087ae:	884b      	ldrh	r3, [r1, #2]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d004      	beq.n	80087be <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80087b4:	2b02      	cmp	r3, #2
 80087b6:	d007      	beq.n	80087c8 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 80087b8:	f7ff fe4d 	bl	8008456 <USBD_CtlError>
}
 80087bc:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80087be:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80087c2:	f000 fb9e 	bl	8008f02 <USBD_CtlSendStatus>
 80087c6:	e7f9      	b.n	80087bc <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80087c8:	888b      	ldrh	r3, [r1, #4]
 80087ca:	0a1b      	lsrs	r3, r3, #8
 80087cc:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80087d0:	f000 fb97 	bl	8008f02 <USBD_CtlSendStatus>
 80087d4:	e7f2      	b.n	80087bc <USBD_SetFeature+0x10>

080087d6 <USBD_ClrFeature>:
{
 80087d6:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80087d8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80087dc:	3b01      	subs	r3, #1
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d809      	bhi.n	80087f6 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80087e2:	884b      	ldrh	r3, [r1, #2]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d000      	beq.n	80087ea <USBD_ClrFeature+0x14>
}
 80087e8:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80087ea:	2300      	movs	r3, #0
 80087ec:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80087f0:	f000 fb87 	bl	8008f02 <USBD_CtlSendStatus>
 80087f4:	e7f8      	b.n	80087e8 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 80087f6:	f7ff fe2e 	bl	8008456 <USBD_CtlError>
}
 80087fa:	e7f5      	b.n	80087e8 <USBD_ClrFeature+0x12>

080087fc <USBD_StdDevReq>:
{
 80087fc:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087fe:	780c      	ldrb	r4, [r1, #0]
 8008800:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008804:	2c20      	cmp	r4, #32
 8008806:	d006      	beq.n	8008816 <USBD_StdDevReq+0x1a>
 8008808:	2c40      	cmp	r4, #64	@ 0x40
 800880a:	d004      	beq.n	8008816 <USBD_StdDevReq+0x1a>
 800880c:	b16c      	cbz	r4, 800882a <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 800880e:	f7ff fe22 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008812:	2400      	movs	r4, #0
      break;
 8008814:	e007      	b.n	8008826 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008816:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800881a:	33ae      	adds	r3, #174	@ 0xae
 800881c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	4798      	blx	r3
 8008824:	4604      	mov	r4, r0
}
 8008826:	4620      	mov	r0, r4
 8008828:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800882a:	784d      	ldrb	r5, [r1, #1]
 800882c:	2d09      	cmp	r5, #9
 800882e:	d81d      	bhi.n	800886c <USBD_StdDevReq+0x70>
 8008830:	e8df f005 	tbb	[pc, r5]
 8008834:	161c1912 	.word	0x161c1912
 8008838:	1c05081c 	.word	0x1c05081c
 800883c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800883e:	f7ff fe14 	bl	800846a <USBD_GetDescriptor>
          break;
 8008842:	e7f0      	b.n	8008826 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8008844:	f7ff fee7 	bl	8008616 <USBD_SetAddress>
          break;
 8008848:	e7ed      	b.n	8008826 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800884a:	f7ff ff0d 	bl	8008668 <USBD_SetConfig>
 800884e:	4604      	mov	r4, r0
          break;
 8008850:	e7e9      	b.n	8008826 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8008852:	f7ff ff6f 	bl	8008734 <USBD_GetConfig>
          break;
 8008856:	e7e6      	b.n	8008826 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8008858:	f7ff ff8c 	bl	8008774 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800885c:	462c      	mov	r4, r5
          break;
 800885e:	e7e2      	b.n	8008826 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8008860:	f7ff ffa4 	bl	80087ac <USBD_SetFeature>
          break;
 8008864:	e7df      	b.n	8008826 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8008866:	f7ff ffb6 	bl	80087d6 <USBD_ClrFeature>
          break;
 800886a:	e7dc      	b.n	8008826 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 800886c:	f7ff fdf3 	bl	8008456 <USBD_CtlError>
          break;
 8008870:	e7d9      	b.n	8008826 <USBD_StdDevReq+0x2a>

08008872 <USBD_StdItfReq>:
{
 8008872:	b570      	push	{r4, r5, r6, lr}
 8008874:	4605      	mov	r5, r0
 8008876:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008878:	780b      	ldrb	r3, [r1, #0]
 800887a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800887e:	2b20      	cmp	r3, #32
 8008880:	d007      	beq.n	8008892 <USBD_StdItfReq+0x20>
 8008882:	2b40      	cmp	r3, #64	@ 0x40
 8008884:	d005      	beq.n	8008892 <USBD_StdItfReq+0x20>
 8008886:	b123      	cbz	r3, 8008892 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8008888:	f7ff fde5 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800888c:	2600      	movs	r6, #0
}
 800888e:	4630      	mov	r0, r6
 8008890:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8008892:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8008896:	3b01      	subs	r3, #1
 8008898:	2b02      	cmp	r3, #2
 800889a:	d826      	bhi.n	80088ea <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800889c:	7921      	ldrb	r1, [r4, #4]
 800889e:	2901      	cmp	r1, #1
 80088a0:	d905      	bls.n	80088ae <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 80088a2:	4621      	mov	r1, r4
 80088a4:	4628      	mov	r0, r5
 80088a6:	f7ff fdd6 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80088aa:	2600      	movs	r6, #0
 80088ac:	e7ef      	b.n	800888e <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80088ae:	4628      	mov	r0, r5
 80088b0:	f7ff fcbc 	bl	800822c <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088b4:	b968      	cbnz	r0, 80088d2 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 80088b6:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80088ba:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80088be:	6891      	ldr	r1, [r2, #8]
 80088c0:	b189      	cbz	r1, 80088e6 <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 80088c2:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80088c6:	6893      	ldr	r3, [r2, #8]
 80088c8:	4621      	mov	r1, r4
 80088ca:	4628      	mov	r0, r5
 80088cc:	4798      	blx	r3
 80088ce:	4606      	mov	r6, r0
 80088d0:	e000      	b.n	80088d4 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 80088d2:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80088d4:	88e3      	ldrh	r3, [r4, #6]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d1d9      	bne.n	800888e <USBD_StdItfReq+0x1c>
 80088da:	2e00      	cmp	r6, #0
 80088dc:	d1d7      	bne.n	800888e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 fb0f 	bl	8008f02 <USBD_CtlSendStatus>
 80088e4:	e7d3      	b.n	800888e <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 80088e6:	2603      	movs	r6, #3
 80088e8:	e7f4      	b.n	80088d4 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 80088ea:	4621      	mov	r1, r4
 80088ec:	4628      	mov	r0, r5
 80088ee:	f7ff fdb2 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80088f2:	2600      	movs	r6, #0
          break;
 80088f4:	e7cb      	b.n	800888e <USBD_StdItfReq+0x1c>

080088f6 <USBD_StdEPReq>:
{
 80088f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088fa:	4606      	mov	r6, r0
 80088fc:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 80088fe:	888b      	ldrh	r3, [r1, #4]
 8008900:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008902:	780c      	ldrb	r4, [r1, #0]
 8008904:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008908:	2c20      	cmp	r4, #32
 800890a:	d008      	beq.n	800891e <USBD_StdEPReq+0x28>
 800890c:	2c40      	cmp	r4, #64	@ 0x40
 800890e:	d006      	beq.n	800891e <USBD_StdEPReq+0x28>
 8008910:	b1dc      	cbz	r4, 800894a <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8008912:	f7ff fda0 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008916:	2400      	movs	r4, #0
}
 8008918:	4620      	mov	r0, r4
 800891a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800891e:	4639      	mov	r1, r7
 8008920:	4630      	mov	r0, r6
 8008922:	f7ff fc85 	bl	8008230 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008926:	4604      	mov	r4, r0
 8008928:	2800      	cmp	r0, #0
 800892a:	f040 80f8 	bne.w	8008b1e <USBD_StdEPReq+0x228>
        pdev->classId = idx;
 800892e:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8008932:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8008936:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d0eb      	beq.n	8008918 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008940:	4629      	mov	r1, r5
 8008942:	4630      	mov	r0, r6
 8008944:	4798      	blx	r3
 8008946:	4604      	mov	r4, r0
 8008948:	e7e6      	b.n	8008918 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800894a:	f891 8001 	ldrb.w	r8, [r1, #1]
 800894e:	f1b8 0f01 	cmp.w	r8, #1
 8008952:	d031      	beq.n	80089b8 <USBD_StdEPReq+0xc2>
 8008954:	f1b8 0f03 	cmp.w	r8, #3
 8008958:	d005      	beq.n	8008966 <USBD_StdEPReq+0x70>
 800895a:	f1b8 0f00 	cmp.w	r8, #0
 800895e:	d067      	beq.n	8008a30 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 8008960:	f7ff fd79 	bl	8008456 <USBD_CtlError>
          break;
 8008964:	e7d8      	b.n	8008918 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8008966:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b02      	cmp	r3, #2
 800896e:	d004      	beq.n	800897a <USBD_StdEPReq+0x84>
 8008970:	2b03      	cmp	r3, #3
 8008972:	d012      	beq.n	800899a <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 8008974:	f7ff fd6f 	bl	8008456 <USBD_CtlError>
              break;
 8008978:	e7ce      	b.n	8008918 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800897a:	b10f      	cbz	r7, 8008980 <USBD_StdEPReq+0x8a>
 800897c:	2f80      	cmp	r7, #128	@ 0x80
 800897e:	d104      	bne.n	800898a <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 8008980:	4629      	mov	r1, r5
 8008982:	4630      	mov	r0, r6
 8008984:	f7ff fd67 	bl	8008456 <USBD_CtlError>
 8008988:	e7c6      	b.n	8008918 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800898a:	4639      	mov	r1, r7
 800898c:	f7ff fb0d 	bl	8007faa <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008990:	2180      	movs	r1, #128	@ 0x80
 8008992:	4630      	mov	r0, r6
 8008994:	f7ff fb09 	bl	8007faa <USBD_LL_StallEP>
 8008998:	e7be      	b.n	8008918 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800899a:	884b      	ldrh	r3, [r1, #2]
 800899c:	b923      	cbnz	r3, 80089a8 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800899e:	b11f      	cbz	r7, 80089a8 <USBD_StdEPReq+0xb2>
 80089a0:	2f80      	cmp	r7, #128	@ 0x80
 80089a2:	d001      	beq.n	80089a8 <USBD_StdEPReq+0xb2>
 80089a4:	88cb      	ldrh	r3, [r1, #6]
 80089a6:	b11b      	cbz	r3, 80089b0 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 80089a8:	4630      	mov	r0, r6
 80089aa:	f000 faaa 	bl	8008f02 <USBD_CtlSendStatus>
              break;
 80089ae:	e7b3      	b.n	8008918 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80089b0:	4639      	mov	r1, r7
 80089b2:	f7ff fafa 	bl	8007faa <USBD_LL_StallEP>
 80089b6:	e7f7      	b.n	80089a8 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 80089b8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d004      	beq.n	80089cc <USBD_StdEPReq+0xd6>
 80089c2:	2b03      	cmp	r3, #3
 80089c4:	d012      	beq.n	80089ec <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 80089c6:	f7ff fd46 	bl	8008456 <USBD_CtlError>
              break;
 80089ca:	e7a5      	b.n	8008918 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089cc:	b10f      	cbz	r7, 80089d2 <USBD_StdEPReq+0xdc>
 80089ce:	2f80      	cmp	r7, #128	@ 0x80
 80089d0:	d104      	bne.n	80089dc <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 80089d2:	4629      	mov	r1, r5
 80089d4:	4630      	mov	r0, r6
 80089d6:	f7ff fd3e 	bl	8008456 <USBD_CtlError>
 80089da:	e79d      	b.n	8008918 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80089dc:	4639      	mov	r1, r7
 80089de:	f7ff fae4 	bl	8007faa <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80089e2:	2180      	movs	r1, #128	@ 0x80
 80089e4:	4630      	mov	r0, r6
 80089e6:	f7ff fae0 	bl	8007faa <USBD_LL_StallEP>
 80089ea:	e795      	b.n	8008918 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80089ec:	884b      	ldrh	r3, [r1, #2]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d192      	bne.n	8008918 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 80089f2:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 80089f6:	d117      	bne.n	8008a28 <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 80089f8:	4630      	mov	r0, r6
 80089fa:	f000 fa82 	bl	8008f02 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80089fe:	4639      	mov	r1, r7
 8008a00:	4630      	mov	r0, r6
 8008a02:	f7ff fc15 	bl	8008230 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d186      	bne.n	8008918 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8008a0a:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8008a0e:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8008a12:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8008a16:	6892      	ldr	r2, [r2, #8]
 8008a18:	2a00      	cmp	r2, #0
 8008a1a:	f000 8082 	beq.w	8008b22 <USBD_StdEPReq+0x22c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4630      	mov	r0, r6
 8008a22:	4790      	blx	r2
 8008a24:	4604      	mov	r4, r0
 8008a26:	e777      	b.n	8008918 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008a28:	4639      	mov	r1, r7
 8008a2a:	f7ff fac6 	bl	8007fba <USBD_LL_ClearStallEP>
 8008a2e:	e7e3      	b.n	80089f8 <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 8008a30:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008a34:	b2d2      	uxtb	r2, r2
 8008a36:	2a02      	cmp	r2, #2
 8008a38:	d005      	beq.n	8008a46 <USBD_StdEPReq+0x150>
 8008a3a:	2a03      	cmp	r2, #3
 8008a3c:	d027      	beq.n	8008a8e <USBD_StdEPReq+0x198>
              USBD_CtlError(pdev, req);
 8008a3e:	f7ff fd0a 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008a42:	4644      	mov	r4, r8
              break;
 8008a44:	e768      	b.n	8008918 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a46:	b10f      	cbz	r7, 8008a4c <USBD_StdEPReq+0x156>
 8008a48:	2f80      	cmp	r7, #128	@ 0x80
 8008a4a:	d113      	bne.n	8008a74 <USBD_StdEPReq+0x17e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a50:	d114      	bne.n	8008a7c <USBD_StdEPReq+0x186>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008a52:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a56:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8008a5a:	00b9      	lsls	r1, r7, #2
 8008a5c:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8008a60:	4431      	add	r1, r6
 8008a62:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8008a64:	2300      	movs	r3, #0
 8008a66:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008a68:	2202      	movs	r2, #2
 8008a6a:	4630      	mov	r0, r6
 8008a6c:	f000 fa2c 	bl	8008ec8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008a70:	4644      	mov	r4, r8
              break;
 8008a72:	e751      	b.n	8008918 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8008a74:	f7ff fcef 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008a78:	4644      	mov	r4, r8
                break;
 8008a7a:	e74d      	b.n	8008918 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a7c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8008a80:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8008a84:	00b9      	lsls	r1, r7, #2
 8008a86:	3110      	adds	r1, #16
 8008a88:	4431      	add	r1, r6
 8008a8a:	3104      	adds	r1, #4
 8008a8c:	e7ea      	b.n	8008a64 <USBD_StdEPReq+0x16e>
              if ((ep_addr & 0x80U) == 0x80U)
 8008a8e:	b25b      	sxtb	r3, r3
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	db1f      	blt.n	8008ad4 <USBD_StdEPReq+0x1de>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008a94:	f007 020f 	and.w	r2, r7, #15
 8008a98:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008a9c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008aa0:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 8008aa4:	b31a      	cbz	r2, 8008aee <USBD_StdEPReq+0x1f8>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	db25      	blt.n	8008af6 <USBD_StdEPReq+0x200>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008aaa:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008aae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008ab2:	009c      	lsls	r4, r3, #2
 8008ab4:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8008ab8:	4434      	add	r4, r6
 8008aba:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008abc:	b10f      	cbz	r7, 8008ac2 <USBD_StdEPReq+0x1cc>
 8008abe:	2f80      	cmp	r7, #128	@ 0x80
 8008ac0:	d122      	bne.n	8008b08 <USBD_StdEPReq+0x212>
                pep->status = 0x0000U;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	4621      	mov	r1, r4
 8008aca:	4630      	mov	r0, r6
 8008acc:	f000 f9fc 	bl	8008ec8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008ad0:	4644      	mov	r4, r8
              break;
 8008ad2:	e721      	b.n	8008918 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008ad4:	f007 020f 	and.w	r2, r7, #15
 8008ad8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008adc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008ae0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8008ae2:	2a00      	cmp	r2, #0
 8008ae4:	d1df      	bne.n	8008aa6 <USBD_StdEPReq+0x1b0>
                  USBD_CtlError(pdev, req);
 8008ae6:	f7ff fcb6 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008aea:	4644      	mov	r4, r8
                  break;
 8008aec:	e714      	b.n	8008918 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 8008aee:	f7ff fcb2 	bl	8008456 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008af2:	4644      	mov	r4, r8
                  break;
 8008af4:	e710      	b.n	8008918 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008af6:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8008afa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008afe:	009c      	lsls	r4, r3, #2
 8008b00:	3410      	adds	r4, #16
 8008b02:	4434      	add	r4, r6
 8008b04:	3404      	adds	r4, #4
 8008b06:	e7d9      	b.n	8008abc <USBD_StdEPReq+0x1c6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008b08:	4639      	mov	r1, r7
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	f7ff fa5d 	bl	8007fca <USBD_LL_IsStallEP>
 8008b10:	b110      	cbz	r0, 8008b18 <USBD_StdEPReq+0x222>
                pep->status = 0x0001U;
 8008b12:	2301      	movs	r3, #1
 8008b14:	6023      	str	r3, [r4, #0]
 8008b16:	e7d6      	b.n	8008ac6 <USBD_StdEPReq+0x1d0>
                pep->status = 0x0000U;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	6023      	str	r3, [r4, #0]
 8008b1c:	e7d3      	b.n	8008ac6 <USBD_StdEPReq+0x1d0>
  USBD_StatusTypeDef ret = USBD_OK;
 8008b1e:	2400      	movs	r4, #0
 8008b20:	e6fa      	b.n	8008918 <USBD_StdEPReq+0x22>
 8008b22:	4604      	mov	r4, r0
 8008b24:	e6f8      	b.n	8008918 <USBD_StdEPReq+0x22>

08008b26 <USBD_GetString>:
  if (desc == NULL)
 8008b26:	b300      	cbz	r0, 8008b6a <USBD_GetString+0x44>
{
 8008b28:	b570      	push	{r4, r5, r6, lr}
 8008b2a:	460d      	mov	r5, r1
 8008b2c:	4616      	mov	r6, r2
 8008b2e:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008b30:	f7ff fc73 	bl	800841a <USBD_GetLen>
 8008b34:	3001      	adds	r0, #1
 8008b36:	0043      	lsls	r3, r0, #1
 8008b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b3c:	d806      	bhi.n	8008b4c <USBD_GetString+0x26>
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8008b42:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008b44:	2303      	movs	r3, #3
 8008b46:	706b      	strb	r3, [r5, #1]
  idx++;
 8008b48:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8008b4a:	e00a      	b.n	8008b62 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b50:	e7f6      	b.n	8008b40 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8008b52:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8008b54:	3401      	adds	r4, #1
    idx++;
 8008b56:	1c5a      	adds	r2, r3, #1
 8008b58:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	54a9      	strb	r1, [r5, r2]
    idx++;
 8008b5e:	3302      	adds	r3, #2
 8008b60:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8008b62:	7822      	ldrb	r2, [r4, #0]
 8008b64:	2a00      	cmp	r2, #0
 8008b66:	d1f4      	bne.n	8008b52 <USBD_GetString+0x2c>
}
 8008b68:	bd70      	pop	{r4, r5, r6, pc}
 8008b6a:	4770      	bx	lr

08008b6c <USBD_HID_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HID_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_HID_DeviceDesc);
 8008b6c:	2312      	movs	r3, #18
 8008b6e:	800b      	strh	r3, [r1, #0]
  return USBD_HID_DeviceDesc;
}
 8008b70:	4800      	ldr	r0, [pc, #0]	@ (8008b74 <USBD_HID_DeviceDescriptor+0x8>)
 8008b72:	4770      	bx	lr
 8008b74:	2000004c 	.word	0x2000004c

08008b78 <USBD_HID_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HID_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008b78:	2304      	movs	r3, #4
 8008b7a:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8008b7c:	4800      	ldr	r0, [pc, #0]	@ (8008b80 <USBD_HID_LangIDStrDescriptor+0x8>)
 8008b7e:	4770      	bx	lr
 8008b80:	20000048 	.word	0x20000048

08008b84 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8008b84:	2300      	movs	r3, #0
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d21e      	bcs.n	8008bc8 <IntToUnicode+0x44>
{
 8008b8a:	b500      	push	{lr}
 8008b8c:	e010      	b.n	8008bb0 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008b8e:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8008b92:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 8008b96:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8008b98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008b9c:	f10c 0c01 	add.w	ip, ip, #1
 8008ba0:	f04f 0e00 	mov.w	lr, #0
 8008ba4:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8008ba8:	3301      	adds	r3, #1
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d209      	bcs.n	8008bc4 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8008bb0:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8008bb4:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8008bb8:	d2e9      	bcs.n	8008b8e <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 8008bba:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8008bbe:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8008bc2:	e7e8      	b.n	8008b96 <IntToUnicode+0x12>
  }
}
 8008bc4:	f85d fb04 	ldr.w	pc, [sp], #4
 8008bc8:	4770      	bx	lr
	...

08008bcc <Get_SerialNum>:
{
 8008bcc:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008bce:	4b0b      	ldr	r3, [pc, #44]	@ (8008bfc <Get_SerialNum+0x30>)
 8008bd0:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008bd4:	f8d3 4594 	ldr.w	r4, [r3, #1428]	@ 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008bd8:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
  if (deviceserial0 != 0)
 8008bdc:	18c0      	adds	r0, r0, r3
 8008bde:	d100      	bne.n	8008be2 <Get_SerialNum+0x16>
}
 8008be0:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008be2:	4d07      	ldr	r5, [pc, #28]	@ (8008c00 <Get_SerialNum+0x34>)
 8008be4:	2208      	movs	r2, #8
 8008be6:	4629      	mov	r1, r5
 8008be8:	f7ff ffcc 	bl	8008b84 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008bec:	2204      	movs	r2, #4
 8008bee:	f105 0110 	add.w	r1, r5, #16
 8008bf2:	4620      	mov	r0, r4
 8008bf4:	f7ff ffc6 	bl	8008b84 <IntToUnicode>
}
 8008bf8:	e7f2      	b.n	8008be0 <Get_SerialNum+0x14>
 8008bfa:	bf00      	nop
 8008bfc:	1fff7000 	.word	0x1fff7000
 8008c00:	2000002e 	.word	0x2000002e

08008c04 <USBD_HID_SerialStrDescriptor>:
{
 8008c04:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8008c06:	231a      	movs	r3, #26
 8008c08:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8008c0a:	f7ff ffdf 	bl	8008bcc <Get_SerialNum>
}
 8008c0e:	4801      	ldr	r0, [pc, #4]	@ (8008c14 <USBD_HID_SerialStrDescriptor+0x10>)
 8008c10:	bd08      	pop	{r3, pc}
 8008c12:	bf00      	nop
 8008c14:	2000002c 	.word	0x2000002c

08008c18 <USBD_HID_ProductStrDescriptor>:
{
 8008c18:	b508      	push	{r3, lr}
 8008c1a:	460a      	mov	r2, r1
  if(speed == 0)
 8008c1c:	b928      	cbnz	r0, 8008c2a <USBD_HID_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8008c1e:	4905      	ldr	r1, [pc, #20]	@ (8008c34 <USBD_HID_ProductStrDescriptor+0x1c>)
 8008c20:	4805      	ldr	r0, [pc, #20]	@ (8008c38 <USBD_HID_ProductStrDescriptor+0x20>)
 8008c22:	f7ff ff80 	bl	8008b26 <USBD_GetString>
}
 8008c26:	4803      	ldr	r0, [pc, #12]	@ (8008c34 <USBD_HID_ProductStrDescriptor+0x1c>)
 8008c28:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8008c2a:	4902      	ldr	r1, [pc, #8]	@ (8008c34 <USBD_HID_ProductStrDescriptor+0x1c>)
 8008c2c:	4802      	ldr	r0, [pc, #8]	@ (8008c38 <USBD_HID_ProductStrDescriptor+0x20>)
 8008c2e:	f7ff ff7a 	bl	8008b26 <USBD_GetString>
 8008c32:	e7f8      	b.n	8008c26 <USBD_HID_ProductStrDescriptor+0xe>
 8008c34:	20000c5c 	.word	0x20000c5c
 8008c38:	08009380 	.word	0x08009380

08008c3c <USBD_HID_ManufacturerStrDescriptor>:
{
 8008c3c:	b510      	push	{r4, lr}
 8008c3e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008c40:	4c03      	ldr	r4, [pc, #12]	@ (8008c50 <USBD_HID_ManufacturerStrDescriptor+0x14>)
 8008c42:	4621      	mov	r1, r4
 8008c44:	4803      	ldr	r0, [pc, #12]	@ (8008c54 <USBD_HID_ManufacturerStrDescriptor+0x18>)
 8008c46:	f7ff ff6e 	bl	8008b26 <USBD_GetString>
}
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	bd10      	pop	{r4, pc}
 8008c4e:	bf00      	nop
 8008c50:	20000c5c 	.word	0x20000c5c
 8008c54:	08009398 	.word	0x08009398

08008c58 <USBD_HID_ConfigStrDescriptor>:
{
 8008c58:	b508      	push	{r3, lr}
 8008c5a:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8008c5c:	b928      	cbnz	r0, 8008c6a <USBD_HID_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008c5e:	4905      	ldr	r1, [pc, #20]	@ (8008c74 <USBD_HID_ConfigStrDescriptor+0x1c>)
 8008c60:	4805      	ldr	r0, [pc, #20]	@ (8008c78 <USBD_HID_ConfigStrDescriptor+0x20>)
 8008c62:	f7ff ff60 	bl	8008b26 <USBD_GetString>
}
 8008c66:	4803      	ldr	r0, [pc, #12]	@ (8008c74 <USBD_HID_ConfigStrDescriptor+0x1c>)
 8008c68:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008c6a:	4902      	ldr	r1, [pc, #8]	@ (8008c74 <USBD_HID_ConfigStrDescriptor+0x1c>)
 8008c6c:	4802      	ldr	r0, [pc, #8]	@ (8008c78 <USBD_HID_ConfigStrDescriptor+0x20>)
 8008c6e:	f7ff ff5a 	bl	8008b26 <USBD_GetString>
 8008c72:	e7f8      	b.n	8008c66 <USBD_HID_ConfigStrDescriptor+0xe>
 8008c74:	20000c5c 	.word	0x20000c5c
 8008c78:	080093ac 	.word	0x080093ac

08008c7c <USBD_HID_InterfaceStrDescriptor>:
{
 8008c7c:	b508      	push	{r3, lr}
 8008c7e:	460a      	mov	r2, r1
  if(speed == 0)
 8008c80:	b928      	cbnz	r0, 8008c8e <USBD_HID_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8008c82:	4905      	ldr	r1, [pc, #20]	@ (8008c98 <USBD_HID_InterfaceStrDescriptor+0x1c>)
 8008c84:	4805      	ldr	r0, [pc, #20]	@ (8008c9c <USBD_HID_InterfaceStrDescriptor+0x20>)
 8008c86:	f7ff ff4e 	bl	8008b26 <USBD_GetString>
}
 8008c8a:	4803      	ldr	r0, [pc, #12]	@ (8008c98 <USBD_HID_InterfaceStrDescriptor+0x1c>)
 8008c8c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8008c8e:	4902      	ldr	r1, [pc, #8]	@ (8008c98 <USBD_HID_InterfaceStrDescriptor+0x1c>)
 8008c90:	4802      	ldr	r0, [pc, #8]	@ (8008c9c <USBD_HID_InterfaceStrDescriptor+0x20>)
 8008c92:	f7ff ff48 	bl	8008b26 <USBD_GetString>
 8008c96:	e7f8      	b.n	8008c8a <USBD_HID_InterfaceStrDescriptor+0xe>
 8008c98:	20000c5c 	.word	0x20000c5c
 8008c9c:	080093b8 	.word	0x080093b8

08008ca0 <USBD_HID_DataIn>:
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8008ca0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008ca4:	33b0      	adds	r3, #176	@ 0xb0
 8008ca6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008caa:	2000      	movs	r0, #0
 8008cac:	7318      	strb	r0, [r3, #12]

  return (uint8_t)USBD_OK;
}
 8008cae:	4770      	bx	lr

08008cb0 <USBD_HID_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8008cb0:	230a      	movs	r3, #10
 8008cb2:	8003      	strh	r3, [r0, #0]

  return USBD_HID_DeviceQualifierDesc;
}
 8008cb4:	4800      	ldr	r0, [pc, #0]	@ (8008cb8 <USBD_HID_GetDeviceQualifierDesc+0x8>)
 8008cb6:	4770      	bx	lr
 8008cb8:	200000cc 	.word	0x200000cc

08008cbc <USBD_HID_GetOtherSpeedCfgDesc>:
{
 8008cbc:	b510      	push	{r4, lr}
 8008cbe:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8008cc0:	2181      	movs	r1, #129	@ 0x81
 8008cc2:	4805      	ldr	r0, [pc, #20]	@ (8008cd8 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
 8008cc4:	f7ff fb8a 	bl	80083dc <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8008cc8:	b108      	cbz	r0, 8008cce <USBD_HID_GetOtherSpeedCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8008cca:	220a      	movs	r2, #10
 8008ccc:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8008cce:	2322      	movs	r3, #34	@ 0x22
 8008cd0:	8023      	strh	r3, [r4, #0]
}
 8008cd2:	4801      	ldr	r0, [pc, #4]	@ (8008cd8 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
 8008cd4:	bd10      	pop	{r4, pc}
 8008cd6:	bf00      	nop
 8008cd8:	200000e4 	.word	0x200000e4

08008cdc <USBD_HID_GetFSCfgDesc>:
{
 8008cdc:	b510      	push	{r4, lr}
 8008cde:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8008ce0:	2181      	movs	r1, #129	@ 0x81
 8008ce2:	4805      	ldr	r0, [pc, #20]	@ (8008cf8 <USBD_HID_GetFSCfgDesc+0x1c>)
 8008ce4:	f7ff fb7a 	bl	80083dc <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8008ce8:	b108      	cbz	r0, 8008cee <USBD_HID_GetFSCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8008cea:	220a      	movs	r2, #10
 8008cec:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8008cee:	2322      	movs	r3, #34	@ 0x22
 8008cf0:	8023      	strh	r3, [r4, #0]
}
 8008cf2:	4801      	ldr	r0, [pc, #4]	@ (8008cf8 <USBD_HID_GetFSCfgDesc+0x1c>)
 8008cf4:	bd10      	pop	{r4, pc}
 8008cf6:	bf00      	nop
 8008cf8:	200000e4 	.word	0x200000e4

08008cfc <USBD_HID_GetHSCfgDesc>:
{
 8008cfc:	b510      	push	{r4, lr}
 8008cfe:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8008d00:	2181      	movs	r1, #129	@ 0x81
 8008d02:	4805      	ldr	r0, [pc, #20]	@ (8008d18 <USBD_HID_GetHSCfgDesc+0x1c>)
 8008d04:	f7ff fb6a 	bl	80083dc <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8008d08:	b108      	cbz	r0, 8008d0e <USBD_HID_GetHSCfgDesc+0x12>
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8008d0a:	2207      	movs	r2, #7
 8008d0c:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8008d0e:	2322      	movs	r3, #34	@ 0x22
 8008d10:	8023      	strh	r3, [r4, #0]
}
 8008d12:	4801      	ldr	r0, [pc, #4]	@ (8008d18 <USBD_HID_GetHSCfgDesc+0x1c>)
 8008d14:	bd10      	pop	{r4, pc}
 8008d16:	bf00      	nop
 8008d18:	200000e4 	.word	0x200000e4

08008d1c <USBD_HID_Setup>:
{
 8008d1c:	b530      	push	{r4, r5, lr}
 8008d1e:	b083      	sub	sp, #12
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d20:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008d24:	33b0      	adds	r3, #176	@ 0xb0
 8008d26:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f8ad 2006 	strh.w	r2, [sp, #6]
  if (hhid == NULL)
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f000 8082 	beq.w	8008e3a <USBD_HID_Setup+0x11e>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d36:	780c      	ldrb	r4, [r1, #0]
 8008d38:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
 8008d3c:	d025      	beq.n	8008d8a <USBD_HID_Setup+0x6e>
 8008d3e:	2c20      	cmp	r4, #32
 8008d40:	d175      	bne.n	8008e2e <USBD_HID_Setup+0x112>
      switch (req->bRequest)
 8008d42:	784a      	ldrb	r2, [r1, #1]
 8008d44:	3a02      	subs	r2, #2
 8008d46:	2a09      	cmp	r2, #9
 8008d48:	d81b      	bhi.n	8008d82 <USBD_HID_Setup+0x66>
 8008d4a:	e8df f002 	tbb	[pc, r2]
 8008d4e:	0914      	.short	0x0914
 8008d50:	1a1a1a1a 	.word	0x1a1a1a1a
 8008d54:	050f1a1a 	.word	0x050f1a1a
          hhid->Protocol = (uint8_t)(req->wValue);
 8008d58:	788a      	ldrb	r2, [r1, #2]
 8008d5a:	601a      	str	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d5c:	2400      	movs	r4, #0
          break;
 8008d5e:	e069      	b.n	8008e34 <USBD_HID_Setup+0x118>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8008d60:	2201      	movs	r2, #1
 8008d62:	4619      	mov	r1, r3
 8008d64:	f000 f8b0 	bl	8008ec8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008d68:	2400      	movs	r4, #0
          break;
 8008d6a:	e063      	b.n	8008e34 <USBD_HID_Setup+0x118>
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8008d6c:	884a      	ldrh	r2, [r1, #2]
 8008d6e:	0a12      	lsrs	r2, r2, #8
 8008d70:	605a      	str	r2, [r3, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d72:	2400      	movs	r4, #0
          break;
 8008d74:	e05e      	b.n	8008e34 <USBD_HID_Setup+0x118>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8008d76:	2201      	movs	r2, #1
 8008d78:	1d19      	adds	r1, r3, #4
 8008d7a:	f000 f8a5 	bl	8008ec8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008d7e:	2400      	movs	r4, #0
          break;
 8008d80:	e058      	b.n	8008e34 <USBD_HID_Setup+0x118>
          USBD_CtlError(pdev, req);
 8008d82:	f7ff fb68 	bl	8008456 <USBD_CtlError>
          ret = USBD_FAIL;
 8008d86:	2403      	movs	r4, #3
          break;
 8008d88:	e054      	b.n	8008e34 <USBD_HID_Setup+0x118>
      switch (req->bRequest)
 8008d8a:	784d      	ldrb	r5, [r1, #1]
 8008d8c:	2d0b      	cmp	r5, #11
 8008d8e:	d84a      	bhi.n	8008e26 <USBD_HID_Setup+0x10a>
 8008d90:	e8df f005 	tbb	[pc, r5]
 8008d94:	49495006 	.word	0x49495006
 8008d98:	49164949 	.word	0x49164949
 8008d9c:	3d2e4949 	.word	0x3d2e4949
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008da0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b03      	cmp	r3, #3
 8008da8:	d003      	beq.n	8008db2 <USBD_HID_Setup+0x96>
            USBD_CtlError(pdev, req);
 8008daa:	f7ff fb54 	bl	8008456 <USBD_CtlError>
            ret = USBD_FAIL;
 8008dae:	2403      	movs	r4, #3
 8008db0:	e040      	b.n	8008e34 <USBD_HID_Setup+0x118>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008db2:	2202      	movs	r2, #2
 8008db4:	f10d 0106 	add.w	r1, sp, #6
 8008db8:	f000 f886 	bl	8008ec8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008dbc:	462c      	mov	r4, r5
 8008dbe:	e039      	b.n	8008e34 <USBD_HID_Setup+0x118>
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8008dc0:	884b      	ldrh	r3, [r1, #2]
 8008dc2:	0a1b      	lsrs	r3, r3, #8
 8008dc4:	2b22      	cmp	r3, #34	@ 0x22
 8008dc6:	d009      	beq.n	8008ddc <USBD_HID_Setup+0xc0>
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8008dc8:	2b21      	cmp	r3, #33	@ 0x21
 8008dca:	d10d      	bne.n	8008de8 <USBD_HID_Setup+0xcc>
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8008dcc:	88ca      	ldrh	r2, [r1, #6]
 8008dce:	2a09      	cmp	r2, #9
 8008dd0:	bf28      	it	cs
 8008dd2:	2209      	movcs	r2, #9
            pbuf = USBD_HID_Desc;
 8008dd4:	491a      	ldr	r1, [pc, #104]	@ (8008e40 <USBD_HID_Setup+0x124>)
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8008dd6:	f000 f877 	bl	8008ec8 <USBD_CtlSendData>
          break;
 8008dda:	e02b      	b.n	8008e34 <USBD_HID_Setup+0x118>
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8008ddc:	88ca      	ldrh	r2, [r1, #6]
 8008dde:	2a4a      	cmp	r2, #74	@ 0x4a
 8008de0:	bf28      	it	cs
 8008de2:	224a      	movcs	r2, #74	@ 0x4a
            pbuf = HID_MOUSE_ReportDesc;
 8008de4:	4917      	ldr	r1, [pc, #92]	@ (8008e44 <USBD_HID_Setup+0x128>)
 8008de6:	e7f6      	b.n	8008dd6 <USBD_HID_Setup+0xba>
            USBD_CtlError(pdev, req);
 8008de8:	f7ff fb35 	bl	8008456 <USBD_CtlError>
            ret = USBD_FAIL;
 8008dec:	2403      	movs	r4, #3
            break;
 8008dee:	e021      	b.n	8008e34 <USBD_HID_Setup+0x118>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df0:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008df4:	b2d2      	uxtb	r2, r2
 8008df6:	2a03      	cmp	r2, #3
 8008df8:	d003      	beq.n	8008e02 <USBD_HID_Setup+0xe6>
            USBD_CtlError(pdev, req);
 8008dfa:	f7ff fb2c 	bl	8008456 <USBD_CtlError>
            ret = USBD_FAIL;
 8008dfe:	2403      	movs	r4, #3
 8008e00:	e018      	b.n	8008e34 <USBD_HID_Setup+0x118>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8008e02:	2201      	movs	r2, #1
 8008e04:	f103 0108 	add.w	r1, r3, #8
 8008e08:	f000 f85e 	bl	8008ec8 <USBD_CtlSendData>
 8008e0c:	e012      	b.n	8008e34 <USBD_HID_Setup+0x118>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e0e:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008e12:	b2d2      	uxtb	r2, r2
 8008e14:	2a03      	cmp	r2, #3
 8008e16:	d102      	bne.n	8008e1e <USBD_HID_Setup+0x102>
            hhid->AltSetting = (uint8_t)(req->wValue);
 8008e18:	788a      	ldrb	r2, [r1, #2]
 8008e1a:	609a      	str	r2, [r3, #8]
 8008e1c:	e00a      	b.n	8008e34 <USBD_HID_Setup+0x118>
            USBD_CtlError(pdev, req);
 8008e1e:	f7ff fb1a 	bl	8008456 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e22:	2403      	movs	r4, #3
 8008e24:	e006      	b.n	8008e34 <USBD_HID_Setup+0x118>
          USBD_CtlError(pdev, req);
 8008e26:	f7ff fb16 	bl	8008456 <USBD_CtlError>
          ret = USBD_FAIL;
 8008e2a:	2403      	movs	r4, #3
          break;
 8008e2c:	e002      	b.n	8008e34 <USBD_HID_Setup+0x118>
      USBD_CtlError(pdev, req);
 8008e2e:	f7ff fb12 	bl	8008456 <USBD_CtlError>
      ret = USBD_FAIL;
 8008e32:	2403      	movs	r4, #3
}
 8008e34:	4620      	mov	r0, r4
 8008e36:	b003      	add	sp, #12
 8008e38:	bd30      	pop	{r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8008e3a:	2403      	movs	r4, #3
 8008e3c:	e7fa      	b.n	8008e34 <USBD_HID_Setup+0x118>
 8008e3e:	bf00      	nop
 8008e40:	200000d8 	.word	0x200000d8
 8008e44:	20000080 	.word	0x20000080

08008e48 <USBD_HID_DeInit>:
{
 8008e48:	b510      	push	{r4, lr}
 8008e4a:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8008e4c:	2181      	movs	r1, #129	@ 0x81
 8008e4e:	f7ff f8a4 	bl	8007f9a <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8008e52:	2300      	movs	r3, #0
 8008e54:	8723      	strh	r3, [r4, #56]	@ 0x38
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8008e56:	8763      	strh	r3, [r4, #58]	@ 0x3a
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008e58:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008e5c:	33b0      	adds	r3, #176	@ 0xb0
 8008e5e:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8008e62:	b138      	cbz	r0, 8008e74 <USBD_HID_DeInit+0x2c>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008e64:	f7ff f906 	bl	8008074 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e68:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008e6c:	33b0      	adds	r3, #176	@ 0xb0
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8008e74:	2000      	movs	r0, #0
 8008e76:	bd10      	pop	{r4, pc}

08008e78 <USBD_HID_Init>:
{
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	4604      	mov	r4, r0
  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8008e7c:	2010      	movs	r0, #16
 8008e7e:	f7ff f8f5 	bl	800806c <USBD_static_malloc>
  if (hhid == NULL)
 8008e82:	b1b0      	cbz	r0, 8008eb2 <USBD_HID_Init+0x3a>
 8008e84:	4605      	mov	r5, r0
  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8008e86:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008e8a:	33b0      	adds	r3, #176	@ 0xb0
 8008e8c:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008e90:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e94:	7c23      	ldrb	r3, [r4, #16]
 8008e96:	b9a3      	cbnz	r3, 8008ec2 <USBD_HID_Init+0x4a>
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8008e98:	2307      	movs	r3, #7
 8008e9a:	8763      	strh	r3, [r4, #58]	@ 0x3a
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8008e9c:	2304      	movs	r3, #4
 8008e9e:	2203      	movs	r2, #3
 8008ea0:	2181      	movs	r1, #129	@ 0x81
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f7ff f86e 	bl	8007f84 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	8723      	strh	r3, [r4, #56]	@ 0x38
  hhid->state = USBD_HID_IDLE;
 8008eac:	2000      	movs	r0, #0
 8008eae:	7328      	strb	r0, [r5, #12]
}
 8008eb0:	bd38      	pop	{r3, r4, r5, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008eb2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008eb6:	33b0      	adds	r3, #176	@ 0xb0
 8008eb8:	2200      	movs	r2, #0
 8008eba:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008ebe:	2002      	movs	r0, #2
 8008ec0:	e7f6      	b.n	8008eb0 <USBD_HID_Init+0x38>
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8008ec2:	230a      	movs	r3, #10
 8008ec4:	8763      	strh	r3, [r4, #58]	@ 0x3a
 8008ec6:	e7e9      	b.n	8008e9c <USBD_HID_Init+0x24>

08008ec8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008ec8:	b508      	push	{r3, lr}
 8008eca:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008ecc:	2202      	movs	r2, #2
 8008ece:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ed2:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ed4:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ed6:	460a      	mov	r2, r1
 8008ed8:	2100      	movs	r1, #0
 8008eda:	f7ff f894 	bl	8008006 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008ede:	2000      	movs	r0, #0
 8008ee0:	bd08      	pop	{r3, pc}

08008ee2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008ee2:	b508      	push	{r3, lr}
 8008ee4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ee6:	460a      	mov	r2, r1
 8008ee8:	2100      	movs	r1, #0
 8008eea:	f7ff f88c 	bl	8008006 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008eee:	2000      	movs	r0, #0
 8008ef0:	bd08      	pop	{r3, pc}

08008ef2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008ef2:	b508      	push	{r3, lr}
 8008ef4:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ef6:	460a      	mov	r2, r1
 8008ef8:	2100      	movs	r1, #0
 8008efa:	f7ff f88c 	bl	8008016 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008efe:	2000      	movs	r0, #0
 8008f00:	bd08      	pop	{r3, pc}

08008f02 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f02:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f04:	2204      	movs	r2, #4
 8008f06:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	4619      	mov	r1, r3
 8008f10:	f7ff f879 	bl	8008006 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008f14:	2000      	movs	r0, #0
 8008f16:	bd08      	pop	{r3, pc}

08008f18 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f18:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008f1a:	2205      	movs	r2, #5
 8008f1c:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f20:	2300      	movs	r3, #0
 8008f22:	461a      	mov	r2, r3
 8008f24:	4619      	mov	r1, r3
 8008f26:	f7ff f876 	bl	8008016 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	bd08      	pop	{r3, pc}

08008f2e <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8008f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008f32:	3304      	adds	r3, #4

08008f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008f36:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8008f38:	d3f9      	bcc.n	8008f2e <CopyDataInit>
  bx lr
 8008f3a:	4770      	bx	lr

08008f3c <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8008f3c:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8008f3e:	3004      	adds	r0, #4

08008f40 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8008f40:	4288      	cmp	r0, r1
  bcc FillZerobss
 8008f42:	d3fb      	bcc.n	8008f3c <FillZerobss>
  bx lr
 8008f44:	4770      	bx	lr
	...

08008f48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008f48:	480c      	ldr	r0, [pc, #48]	@ (8008f7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008f4a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8008f4c:	f7fe fdf6 	bl	8007b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8008f50:	480b      	ldr	r0, [pc, #44]	@ (8008f80 <LoopForever+0x6>)
 8008f52:	490c      	ldr	r1, [pc, #48]	@ (8008f84 <LoopForever+0xa>)
 8008f54:	4a0c      	ldr	r2, [pc, #48]	@ (8008f88 <LoopForever+0xe>)
 8008f56:	2300      	movs	r3, #0
 8008f58:	f7ff ffec 	bl	8008f34 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8008f5c:	480b      	ldr	r0, [pc, #44]	@ (8008f8c <LoopForever+0x12>)
 8008f5e:	490c      	ldr	r1, [pc, #48]	@ (8008f90 <LoopForever+0x16>)
 8008f60:	4a0c      	ldr	r2, [pc, #48]	@ (8008f94 <LoopForever+0x1a>)
 8008f62:	2300      	movs	r3, #0
 8008f64:	f7ff ffe6 	bl	8008f34 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8008f68:	480b      	ldr	r0, [pc, #44]	@ (8008f98 <LoopForever+0x1e>)
 8008f6a:	490c      	ldr	r1, [pc, #48]	@ (8008f9c <LoopForever+0x22>)
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f7ff ffe7 	bl	8008f40 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008f72:	f000 f81f 	bl	8008fb4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008f76:	f7f9 f85d 	bl	8002034 <main>

08008f7a <LoopForever>:

LoopForever:
  b LoopForever
 8008f7a:	e7fe      	b.n	8008f7a <LoopForever>
  ldr   r0, =_estack
 8008f7c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8008f80:	20000008 	.word	0x20000008
 8008f84:	20000140 	.word	0x20000140
 8008f88:	08009600 	.word	0x08009600
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8008f8c:	200301e4 	.word	0x200301e4
 8008f90:	20030a67 	.word	0x20030a67
 8008f94:	0800978c 	.word	0x0800978c
  INIT_BSS _sbss, _ebss
 8008f98:	20000194 	.word	0x20000194
 8008f9c:	20000e5c 	.word	0x20000e5c

08008fa0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008fa0:	e7fe      	b.n	8008fa0 <ADC1_IRQHandler>

08008fa2 <memset>:
 8008fa2:	4402      	add	r2, r0
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d100      	bne.n	8008fac <memset+0xa>
 8008faa:	4770      	bx	lr
 8008fac:	f803 1b01 	strb.w	r1, [r3], #1
 8008fb0:	e7f9      	b.n	8008fa6 <memset+0x4>
	...

08008fb4 <__libc_init_array>:
 8008fb4:	b570      	push	{r4, r5, r6, lr}
 8008fb6:	4d0d      	ldr	r5, [pc, #52]	@ (8008fec <__libc_init_array+0x38>)
 8008fb8:	4c0d      	ldr	r4, [pc, #52]	@ (8008ff0 <__libc_init_array+0x3c>)
 8008fba:	1b64      	subs	r4, r4, r5
 8008fbc:	10a4      	asrs	r4, r4, #2
 8008fbe:	2600      	movs	r6, #0
 8008fc0:	42a6      	cmp	r6, r4
 8008fc2:	d109      	bne.n	8008fd8 <__libc_init_array+0x24>
 8008fc4:	4d0b      	ldr	r5, [pc, #44]	@ (8008ff4 <__libc_init_array+0x40>)
 8008fc6:	4c0c      	ldr	r4, [pc, #48]	@ (8008ff8 <__libc_init_array+0x44>)
 8008fc8:	f000 f984 	bl	80092d4 <_init>
 8008fcc:	1b64      	subs	r4, r4, r5
 8008fce:	10a4      	asrs	r4, r4, #2
 8008fd0:	2600      	movs	r6, #0
 8008fd2:	42a6      	cmp	r6, r4
 8008fd4:	d105      	bne.n	8008fe2 <__libc_init_array+0x2e>
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}
 8008fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fdc:	4798      	blx	r3
 8008fde:	3601      	adds	r6, #1
 8008fe0:	e7ee      	b.n	8008fc0 <__libc_init_array+0xc>
 8008fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fe6:	4798      	blx	r3
 8008fe8:	3601      	adds	r6, #1
 8008fea:	e7f2      	b.n	8008fd2 <__libc_init_array+0x1e>
 8008fec:	080095f8 	.word	0x080095f8
 8008ff0:	080095f8 	.word	0x080095f8
 8008ff4:	080095f8 	.word	0x080095f8
 8008ff8:	080095fc 	.word	0x080095fc

08008ffc <memcpy>:
 8008ffc:	440a      	add	r2, r1
 8008ffe:	4291      	cmp	r1, r2
 8009000:	f100 33ff 	add.w	r3, r0, #4294967295
 8009004:	d100      	bne.n	8009008 <memcpy+0xc>
 8009006:	4770      	bx	lr
 8009008:	b510      	push	{r4, lr}
 800900a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800900e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009012:	4291      	cmp	r1, r2
 8009014:	d1f9      	bne.n	800900a <memcpy+0xe>
 8009016:	bd10      	pop	{r4, pc}

08009018 <__udivmoddi4>:
 8009018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800901c:	9d08      	ldr	r5, [sp, #32]
 800901e:	460e      	mov	r6, r1
 8009020:	4604      	mov	r4, r0
 8009022:	460f      	mov	r7, r1
 8009024:	2b00      	cmp	r3, #0
 8009026:	d14a      	bne.n	80090be <__udivmoddi4+0xa6>
 8009028:	4694      	mov	ip, r2
 800902a:	458c      	cmp	ip, r1
 800902c:	fab2 f282 	clz	r2, r2
 8009030:	d960      	bls.n	80090f4 <__udivmoddi4+0xdc>
 8009032:	b142      	cbz	r2, 8009046 <__udivmoddi4+0x2e>
 8009034:	f1c2 0320 	rsb	r3, r2, #32
 8009038:	4097      	lsls	r7, r2
 800903a:	fa20 f303 	lsr.w	r3, r0, r3
 800903e:	fa0c fc02 	lsl.w	ip, ip, r2
 8009042:	431f      	orrs	r7, r3
 8009044:	4094      	lsls	r4, r2
 8009046:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800904a:	fa1f f68c 	uxth.w	r6, ip
 800904e:	fbb7 f1fe 	udiv	r1, r7, lr
 8009052:	0c23      	lsrs	r3, r4, #16
 8009054:	fb0e 7711 	mls	r7, lr, r1, r7
 8009058:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800905c:	fb01 f006 	mul.w	r0, r1, r6
 8009060:	4298      	cmp	r0, r3
 8009062:	d90a      	bls.n	800907a <__udivmoddi4+0x62>
 8009064:	eb1c 0303 	adds.w	r3, ip, r3
 8009068:	f101 37ff 	add.w	r7, r1, #4294967295
 800906c:	f080 8115 	bcs.w	800929a <__udivmoddi4+0x282>
 8009070:	4298      	cmp	r0, r3
 8009072:	f240 8112 	bls.w	800929a <__udivmoddi4+0x282>
 8009076:	3902      	subs	r1, #2
 8009078:	4463      	add	r3, ip
 800907a:	1a1b      	subs	r3, r3, r0
 800907c:	b2a4      	uxth	r4, r4
 800907e:	fbb3 f0fe 	udiv	r0, r3, lr
 8009082:	fb0e 3310 	mls	r3, lr, r0, r3
 8009086:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800908a:	fb00 f606 	mul.w	r6, r0, r6
 800908e:	42a6      	cmp	r6, r4
 8009090:	d90a      	bls.n	80090a8 <__udivmoddi4+0x90>
 8009092:	eb1c 0404 	adds.w	r4, ip, r4
 8009096:	f100 33ff 	add.w	r3, r0, #4294967295
 800909a:	f080 8100 	bcs.w	800929e <__udivmoddi4+0x286>
 800909e:	42a6      	cmp	r6, r4
 80090a0:	f240 80fd 	bls.w	800929e <__udivmoddi4+0x286>
 80090a4:	4464      	add	r4, ip
 80090a6:	3802      	subs	r0, #2
 80090a8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80090ac:	1ba4      	subs	r4, r4, r6
 80090ae:	2100      	movs	r1, #0
 80090b0:	b11d      	cbz	r5, 80090ba <__udivmoddi4+0xa2>
 80090b2:	40d4      	lsrs	r4, r2
 80090b4:	2300      	movs	r3, #0
 80090b6:	e9c5 4300 	strd	r4, r3, [r5]
 80090ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090be:	428b      	cmp	r3, r1
 80090c0:	d905      	bls.n	80090ce <__udivmoddi4+0xb6>
 80090c2:	b10d      	cbz	r5, 80090c8 <__udivmoddi4+0xb0>
 80090c4:	e9c5 0100 	strd	r0, r1, [r5]
 80090c8:	2100      	movs	r1, #0
 80090ca:	4608      	mov	r0, r1
 80090cc:	e7f5      	b.n	80090ba <__udivmoddi4+0xa2>
 80090ce:	fab3 f183 	clz	r1, r3
 80090d2:	2900      	cmp	r1, #0
 80090d4:	d146      	bne.n	8009164 <__udivmoddi4+0x14c>
 80090d6:	42b3      	cmp	r3, r6
 80090d8:	d302      	bcc.n	80090e0 <__udivmoddi4+0xc8>
 80090da:	4282      	cmp	r2, r0
 80090dc:	f200 80f5 	bhi.w	80092ca <__udivmoddi4+0x2b2>
 80090e0:	1a84      	subs	r4, r0, r2
 80090e2:	eb66 0203 	sbc.w	r2, r6, r3
 80090e6:	2001      	movs	r0, #1
 80090e8:	4617      	mov	r7, r2
 80090ea:	2d00      	cmp	r5, #0
 80090ec:	d0e5      	beq.n	80090ba <__udivmoddi4+0xa2>
 80090ee:	e9c5 4700 	strd	r4, r7, [r5]
 80090f2:	e7e2      	b.n	80090ba <__udivmoddi4+0xa2>
 80090f4:	2a00      	cmp	r2, #0
 80090f6:	f040 8093 	bne.w	8009220 <__udivmoddi4+0x208>
 80090fa:	eba1 030c 	sub.w	r3, r1, ip
 80090fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8009102:	fa1f fe8c 	uxth.w	lr, ip
 8009106:	2101      	movs	r1, #1
 8009108:	fbb3 f6f7 	udiv	r6, r3, r7
 800910c:	fb07 3016 	mls	r0, r7, r6, r3
 8009110:	0c23      	lsrs	r3, r4, #16
 8009112:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009116:	fb0e f006 	mul.w	r0, lr, r6
 800911a:	4298      	cmp	r0, r3
 800911c:	d908      	bls.n	8009130 <__udivmoddi4+0x118>
 800911e:	eb1c 0303 	adds.w	r3, ip, r3
 8009122:	f106 38ff 	add.w	r8, r6, #4294967295
 8009126:	d202      	bcs.n	800912e <__udivmoddi4+0x116>
 8009128:	4298      	cmp	r0, r3
 800912a:	f200 80d0 	bhi.w	80092ce <__udivmoddi4+0x2b6>
 800912e:	4646      	mov	r6, r8
 8009130:	1a1b      	subs	r3, r3, r0
 8009132:	b2a4      	uxth	r4, r4
 8009134:	fbb3 f0f7 	udiv	r0, r3, r7
 8009138:	fb07 3310 	mls	r3, r7, r0, r3
 800913c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8009140:	fb0e fe00 	mul.w	lr, lr, r0
 8009144:	45a6      	cmp	lr, r4
 8009146:	d908      	bls.n	800915a <__udivmoddi4+0x142>
 8009148:	eb1c 0404 	adds.w	r4, ip, r4
 800914c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009150:	d202      	bcs.n	8009158 <__udivmoddi4+0x140>
 8009152:	45a6      	cmp	lr, r4
 8009154:	f200 80b6 	bhi.w	80092c4 <__udivmoddi4+0x2ac>
 8009158:	4618      	mov	r0, r3
 800915a:	eba4 040e 	sub.w	r4, r4, lr
 800915e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8009162:	e7a5      	b.n	80090b0 <__udivmoddi4+0x98>
 8009164:	f1c1 0720 	rsb	r7, r1, #32
 8009168:	408b      	lsls	r3, r1
 800916a:	fa22 fc07 	lsr.w	ip, r2, r7
 800916e:	ea4c 0c03 	orr.w	ip, ip, r3
 8009172:	fa06 fe01 	lsl.w	lr, r6, r1
 8009176:	fa20 f407 	lsr.w	r4, r0, r7
 800917a:	fa26 f307 	lsr.w	r3, r6, r7
 800917e:	ea44 040e 	orr.w	r4, r4, lr
 8009182:	fa00 f801 	lsl.w	r8, r0, r1
 8009186:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800918a:	ea4f 4914 	mov.w	r9, r4, lsr #16
 800918e:	fbb3 fef0 	udiv	lr, r3, r0
 8009192:	fa1f f68c 	uxth.w	r6, ip
 8009196:	fb00 331e 	mls	r3, r0, lr, r3
 800919a:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800919e:	fb0e f906 	mul.w	r9, lr, r6
 80091a2:	4599      	cmp	r9, r3
 80091a4:	fa02 f201 	lsl.w	r2, r2, r1
 80091a8:	d90b      	bls.n	80091c2 <__udivmoddi4+0x1aa>
 80091aa:	eb1c 0303 	adds.w	r3, ip, r3
 80091ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80091b2:	f080 8085 	bcs.w	80092c0 <__udivmoddi4+0x2a8>
 80091b6:	4599      	cmp	r9, r3
 80091b8:	f240 8082 	bls.w	80092c0 <__udivmoddi4+0x2a8>
 80091bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80091c0:	4463      	add	r3, ip
 80091c2:	eba3 0909 	sub.w	r9, r3, r9
 80091c6:	b2a4      	uxth	r4, r4
 80091c8:	fbb9 f3f0 	udiv	r3, r9, r0
 80091cc:	fb00 9913 	mls	r9, r0, r3, r9
 80091d0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 80091d4:	fb03 f606 	mul.w	r6, r3, r6
 80091d8:	42a6      	cmp	r6, r4
 80091da:	d908      	bls.n	80091ee <__udivmoddi4+0x1d6>
 80091dc:	eb1c 0404 	adds.w	r4, ip, r4
 80091e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80091e4:	d268      	bcs.n	80092b8 <__udivmoddi4+0x2a0>
 80091e6:	42a6      	cmp	r6, r4
 80091e8:	d966      	bls.n	80092b8 <__udivmoddi4+0x2a0>
 80091ea:	3b02      	subs	r3, #2
 80091ec:	4464      	add	r4, ip
 80091ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80091f2:	1ba4      	subs	r4, r4, r6
 80091f4:	fba0 e602 	umull	lr, r6, r0, r2
 80091f8:	42b4      	cmp	r4, r6
 80091fa:	4673      	mov	r3, lr
 80091fc:	46b1      	mov	r9, r6
 80091fe:	d352      	bcc.n	80092a6 <__udivmoddi4+0x28e>
 8009200:	d04f      	beq.n	80092a2 <__udivmoddi4+0x28a>
 8009202:	b15d      	cbz	r5, 800921c <__udivmoddi4+0x204>
 8009204:	ebb8 0203 	subs.w	r2, r8, r3
 8009208:	eb64 0409 	sbc.w	r4, r4, r9
 800920c:	fa04 f707 	lsl.w	r7, r4, r7
 8009210:	fa22 f301 	lsr.w	r3, r2, r1
 8009214:	431f      	orrs	r7, r3
 8009216:	40cc      	lsrs	r4, r1
 8009218:	e9c5 7400 	strd	r7, r4, [r5]
 800921c:	2100      	movs	r1, #0
 800921e:	e74c      	b.n	80090ba <__udivmoddi4+0xa2>
 8009220:	f1c2 0120 	rsb	r1, r2, #32
 8009224:	fa20 f301 	lsr.w	r3, r0, r1
 8009228:	fa0c fc02 	lsl.w	ip, ip, r2
 800922c:	fa26 f101 	lsr.w	r1, r6, r1
 8009230:	4096      	lsls	r6, r2
 8009232:	4333      	orrs	r3, r6
 8009234:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8009238:	fa1f fe8c 	uxth.w	lr, ip
 800923c:	fbb1 f0f7 	udiv	r0, r1, r7
 8009240:	fb07 1610 	mls	r6, r7, r0, r1
 8009244:	0c19      	lsrs	r1, r3, #16
 8009246:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 800924a:	fb00 f60e 	mul.w	r6, r0, lr
 800924e:	428e      	cmp	r6, r1
 8009250:	fa04 f402 	lsl.w	r4, r4, r2
 8009254:	d908      	bls.n	8009268 <__udivmoddi4+0x250>
 8009256:	eb1c 0101 	adds.w	r1, ip, r1
 800925a:	f100 38ff 	add.w	r8, r0, #4294967295
 800925e:	d22d      	bcs.n	80092bc <__udivmoddi4+0x2a4>
 8009260:	428e      	cmp	r6, r1
 8009262:	d92b      	bls.n	80092bc <__udivmoddi4+0x2a4>
 8009264:	3802      	subs	r0, #2
 8009266:	4461      	add	r1, ip
 8009268:	1b89      	subs	r1, r1, r6
 800926a:	b29b      	uxth	r3, r3
 800926c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009270:	fb07 1116 	mls	r1, r7, r6, r1
 8009274:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8009278:	fb06 f10e 	mul.w	r1, r6, lr
 800927c:	4299      	cmp	r1, r3
 800927e:	d908      	bls.n	8009292 <__udivmoddi4+0x27a>
 8009280:	eb1c 0303 	adds.w	r3, ip, r3
 8009284:	f106 38ff 	add.w	r8, r6, #4294967295
 8009288:	d214      	bcs.n	80092b4 <__udivmoddi4+0x29c>
 800928a:	4299      	cmp	r1, r3
 800928c:	d912      	bls.n	80092b4 <__udivmoddi4+0x29c>
 800928e:	3e02      	subs	r6, #2
 8009290:	4463      	add	r3, ip
 8009292:	1a5b      	subs	r3, r3, r1
 8009294:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 8009298:	e736      	b.n	8009108 <__udivmoddi4+0xf0>
 800929a:	4639      	mov	r1, r7
 800929c:	e6ed      	b.n	800907a <__udivmoddi4+0x62>
 800929e:	4618      	mov	r0, r3
 80092a0:	e702      	b.n	80090a8 <__udivmoddi4+0x90>
 80092a2:	45f0      	cmp	r8, lr
 80092a4:	d2ad      	bcs.n	8009202 <__udivmoddi4+0x1ea>
 80092a6:	ebbe 0302 	subs.w	r3, lr, r2
 80092aa:	eb66 060c 	sbc.w	r6, r6, ip
 80092ae:	3801      	subs	r0, #1
 80092b0:	46b1      	mov	r9, r6
 80092b2:	e7a6      	b.n	8009202 <__udivmoddi4+0x1ea>
 80092b4:	4646      	mov	r6, r8
 80092b6:	e7ec      	b.n	8009292 <__udivmoddi4+0x27a>
 80092b8:	4603      	mov	r3, r0
 80092ba:	e798      	b.n	80091ee <__udivmoddi4+0x1d6>
 80092bc:	4640      	mov	r0, r8
 80092be:	e7d3      	b.n	8009268 <__udivmoddi4+0x250>
 80092c0:	46d6      	mov	lr, sl
 80092c2:	e77e      	b.n	80091c2 <__udivmoddi4+0x1aa>
 80092c4:	4464      	add	r4, ip
 80092c6:	3802      	subs	r0, #2
 80092c8:	e747      	b.n	800915a <__udivmoddi4+0x142>
 80092ca:	4608      	mov	r0, r1
 80092cc:	e70d      	b.n	80090ea <__udivmoddi4+0xd2>
 80092ce:	3e02      	subs	r6, #2
 80092d0:	4463      	add	r3, ip
 80092d2:	e72d      	b.n	8009130 <__udivmoddi4+0x118>

080092d4 <_init>:
 80092d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d6:	bf00      	nop
 80092d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092da:	bc08      	pop	{r3}
 80092dc:	469e      	mov	lr, r3
 80092de:	4770      	bx	lr

080092e0 <_fini>:
 80092e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092e2:	bf00      	nop
 80092e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092e6:	bc08      	pop	{r3}
 80092e8:	469e      	mov	lr, r3
 80092ea:	4770      	bx	lr
