{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565534058024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565534058024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 16:34:17 2019 " "Processing started: Sun Aug 11 16:34:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565534058024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565534058024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565534058024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565534058304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dr11c-implementation " "Found design unit 1: dr11c-implementation" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058673 ""} { "Info" "ISGN_ENTITY_NAME" "1 dr11c " "Found entity 1: dr11c" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 panelos-implementation " "Found design unit 1: panelos-implementation" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058675 ""} { "Info" "ISGN_ENTITY_NAME" "1 panelos " "Found entity 1: panelos" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldriver-implementation " "Found design unit 1: paneldriver-implementation" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058678 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldriver " "Found entity 1: paneldriver" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldb-implementation " "Found design unit 1: paneldb-implementation" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058679 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldb " "Found entity 1: paneldb" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312h-implementation " "Found design unit 1: m9312h-implementation" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058682 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312h " "Found entity 1: m9312h" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312l-implementation " "Found design unit 1: m9312l-implementation" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058684 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312l " "Found entity 1: m9312l" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xu-implementation " "Found design unit 1: xu-implementation" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058687 ""} { "Info" "ISGN_ENTITY_NAME" "1 xu " "Found entity 1: xu" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubl-implementation " "Found design unit 1: xubl-implementation" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058690 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubl " "Found entity 1: xubl" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubm-implementation " "Found design unit 1: xubm-implementation" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058692 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubm " "Found entity 1: xubm" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubr-implementation " "Found design unit 1: xubr-implementation" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058701 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubr " "Found entity 1: xubr" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kl11-implementation " "Found design unit 1: kl11-implementation" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058704 ""} { "Info" "ISGN_ENTITY_NAME" "1 kl11 " "Found entity 1: kl11" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rh11-implementation " "Found design unit 1: rh11-implementation" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058707 ""} { "Info" "ISGN_ENTITY_NAME" "1 rh11 " "Found entity 1: rh11" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058710 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unibus-implementation " "Found design unit 1: unibus-implementation" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058715 ""} { "Info" "ISGN_ENTITY_NAME" "1 unibus " "Found entity 1: unibus" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rl11-implementation " "Found design unit 1: rl11-implementation" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058718 ""} { "Info" "ISGN_ENTITY_NAME" "1 rl11 " "Found entity 1: rl11" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk11-implementation " "Found design unit 1: rk11-implementation" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058722 ""} { "Info" "ISGN_ENTITY_NAME" "1 rk11 " "Found entity 1: rk11" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-implementation " "Found design unit 1: mmu-implementation" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058726 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kw11l-implementation " "Found design unit 1: kw11l-implementation" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058728 ""} { "Info" "ISGN_ENTITY_NAME" "1 kw11l " "Found entity 1: kw11l" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpuregs-implementation " "Found design unit 1: fpuregs-implementation" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058730 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpuregs " "Found entity 1: fpuregs" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csdr-implementation " "Found design unit 1: csdr-implementation" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058733 ""} { "Info" "ISGN_ENTITY_NAME" "1 csdr " "Found entity 1: csdr" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cr-implementation " "Found design unit 1: cr-implementation" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058735 ""} { "Info" "ISGN_ENTITY_NAME" "1 cr " "Found entity 1: cr" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuregs-implementation " "Found design unit 1: cpuregs-implementation" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058738 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuregs " "Found entity 1: cpuregs" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-implementation " "Found design unit 1: cpu-implementation" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058747 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058750 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565534058880 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts1 top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used implicit default value for signal \"rts1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 top.vhd(47) " "VHDL Signal Declaration warning at top.vhd(47): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iwait top.vhd(245) " "Verilog HDL or VHDL warning at top.vhd(245): object \"iwait\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrq top.vhd(259) " "Verilog HDL or VHDL warning at top.vhd(259): object \"addrq\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[0\] top.vhd(358) " "Inferred latch for \"greenled\[0\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[1\] top.vhd(358) " "Inferred latch for \"greenled\[1\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[2\] top.vhd(358) " "Inferred latch for \"greenled\[2\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[3\] top.vhd(358) " "Inferred latch for \"greenled\[3\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[4\] top.vhd(358) " "Inferred latch for \"greenled\[4\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[5\] top.vhd(358) " "Inferred latch for \"greenled\[5\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[6\] top.vhd(358) " "Inferred latch for \"greenled\[6\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[7\] top.vhd(358) " "Inferred latch for \"greenled\[7\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565534058892 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "top.vhd" "pll0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058931 ""}  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565534058931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565534058989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565534058989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unibus unibus:pdp11 " "Elaborating entity \"unibus\" for hierarchy \"unibus:pdp11\"" {  } { { "top.vhd" "pdp11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de0n/top.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534058994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bg7 unibus.vhd(748) " "Verilog HDL or VHDL warning at unibus.vhd(748): object \"cpu_bg7\" assigned a value but never read" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534058999 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_int_vector7 unibus.vhd(749) " "VHDL Signal Declaration warning at unibus.vhd(749): used implicit default value for signal \"cpu_int_vector7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 749 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1565534058999 "|top|unibus:pdp11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|cpu:cpu0\"" {  } { { "../unibus.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuregs unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0 " "Elaborating entity \"cpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0\"" {  } { { "../cpu.vhd" "cpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0k cpuregs.vhd(61) " "Verilog HDL or VHDL warning at cpuregs.vhd(61): object \"r0k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1k cpuregs.vhd(62) " "Verilog HDL or VHDL warning at cpuregs.vhd(62): object \"r1k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2k cpuregs.vhd(63) " "Verilog HDL or VHDL warning at cpuregs.vhd(63): object \"r2k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3k cpuregs.vhd(64) " "Verilog HDL or VHDL warning at cpuregs.vhd(64): object \"r3k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4k cpuregs.vhd(65) " "Verilog HDL or VHDL warning at cpuregs.vhd(65): object \"r4k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5k cpuregs.vhd(66) " "Verilog HDL or VHDL warning at cpuregs.vhd(66): object \"r5k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6k cpuregs.vhd(67) " "Verilog HDL or VHDL warning at cpuregs.vhd(67): object \"r6k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6s cpuregs.vhd(68) " "Verilog HDL or VHDL warning at cpuregs.vhd(68): object \"r6s\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6u cpuregs.vhd(69) " "Verilog HDL or VHDL warning at cpuregs.vhd(69): object \"r6u\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059062 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuregs unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0 " "Elaborating entity \"fpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0\"" {  } { { "../cpu.vhd" "fpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac0 fpuregs.vhd(73) " "Verilog HDL or VHDL warning at fpuregs.vhd(73): object \"ac0\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059067 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac1 fpuregs.vhd(74) " "Verilog HDL or VHDL warning at fpuregs.vhd(74): object \"ac1\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059067 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac2 fpuregs.vhd(75) " "Verilog HDL or VHDL warning at fpuregs.vhd(75): object \"ac2\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059067 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac3 fpuregs.vhd(76) " "Verilog HDL or VHDL warning at fpuregs.vhd(76): object \"ac3\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059067 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac4 fpuregs.vhd(77) " "Verilog HDL or VHDL warning at fpuregs.vhd(77): object \"ac4\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059067 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac5 fpuregs.vhd(78) " "Verilog HDL or VHDL warning at fpuregs.vhd(78): object \"ac5\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059067 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|mmu:mmu0\"" {  } { { "../unibus.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cr unibus:pdp11\|cr:cr0 " "Elaborating entity \"cr\" for hierarchy \"unibus:pdp11\|cr:cr0\"" {  } { { "../unibus.vhd" "cr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312l unibus:pdp11\|m9312l:bootrom0 " "Elaborating entity \"m9312l\" for hierarchy \"unibus:pdp11\|m9312l:bootrom0\"" {  } { { "../unibus.vhd" "bootrom0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312h unibus:pdp11\|m9312h:bootrom1 " "Elaborating entity \"m9312h\" for hierarchy \"unibus:pdp11\|m9312h:bootrom1\"" {  } { { "../unibus.vhd" "bootrom1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kw11l unibus:pdp11\|kw11l:kw0 " "Elaborating entity \"kw11l\" for hierarchy \"unibus:pdp11\|kw11l:kw0\"" {  } { { "../unibus.vhd" "kw0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kl11 unibus:pdp11\|kl11:kl0 " "Elaborating entity \"kl11\" for hierarchy \"unibus:pdp11\|kl11:kl0\"" {  } { { "../unibus.vhd" "kl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csdr unibus:pdp11\|csdr:csdr0 " "Elaborating entity \"csdr\" for hierarchy \"unibus:pdp11\|csdr:csdr0\"" {  } { { "../unibus.vhd" "csdr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl11 unibus:pdp11\|rl11:rl0 " "Elaborating entity \"rl11\" for hierarchy \"unibus:pdp11\|rl11:rl0\"" {  } { { "../unibus.vhd" "rl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gs_vc rl11.vhd(105) " "Verilog HDL or VHDL warning at rl11.vhd(105): object \"gs_vc\" assigned a value but never read" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059117 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rk11 unibus:pdp11\|rk11:rk0 " "Elaborating entity \"rk11\" for hierarchy \"unibus:pdp11\|rk11:rk0\"" {  } { { "../unibus.vhd" "rk0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rh11 unibus:pdp11\|rh11:rh0 " "Elaborating entity \"rh11\" for hierarchy \"unibus:pdp11\|rh11:rh0\"" {  } { { "../unibus.vhd" "rh0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xu unibus:pdp11\|xu:xu0 " "Elaborating entity \"xu\" for hierarchy \"unibus:pdp11\|xu:xu0\"" {  } { { "../unibus.vhd" "xu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_init xu.vhd(412) " "Verilog HDL or VHDL warning at xu.vhd(412): object \"cpu_init\" assigned a value but never read" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565534059158 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "localbusmaster_nxmabort xu.vhd(448) " "VHDL Signal Declaration warning at xu.vhd(448): used implicit default value for signal \"localbusmaster_nxmabort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 448 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1565534059158 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|xu:xu0\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|xu:xu0\|cpu:cpu0\"" {  } { { "../xu.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|xu:xu0\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|xu:xu0\|mmu:mmu0\"" {  } { { "../xu.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubr unibus:pdp11\|xu:xu0\|xubr:xubr0 " "Elaborating entity \"xubr\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubr:xubr0\"" {  } { { "../xu.vhd" "xubr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubl unibus:pdp11\|xu:xu0\|xubl:xubl0 " "Elaborating entity \"xubl\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubl:xubl0\"" {  } { { "../xu.vhd" "xubl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059245 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_dati xubl.vhd(31) " "VHDL Signal Declaration warning at xubl.vhd(31): used implicit default value for signal \"bus_dati\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1565534059249 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubm unibus:pdp11\|xu:xu0\|xubm:xubm0 " "Elaborating entity \"xubm\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubm:xubm0\"" {  } { { "../xu.vhd" "xubm0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr11c unibus:pdp11\|dr11c:dr11c0 " "Elaborating entity \"dr11c\" for hierarchy \"unibus:pdp11\|dr11c:dr11c0\"" {  } { { "../unibus.vhd" "dr11c0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sd1 sdspi " "Node instance \"sd1\" instantiates undefined entity \"sdspi\"" {  } { { "../rh11.vhd" "sd1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565534059258 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565534059427 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 11 16:34:19 2019 " "Processing ended: Sun Aug 11 16:34:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565534059427 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565534059427 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565534059427 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565534059427 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 26 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565534060003 ""}
