============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 17:11:51 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in ../../RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in ../../RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in ../../RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in ../../RTL/image_process.v(242)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 29 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4786 instances
RUN-0007 : 1865 luts, 1764 seqs, 771 mslices, 215 lslices, 144 pads, 14 brams, 4 dsps
RUN-1001 : There are total 5564 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3801 nets have 2 pins
RUN-1001 : 1068 nets have [3 - 5] pins
RUN-1001 : 578 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 43 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1084     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     505     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  32   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 191
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4784 instances, 1865 luts, 1764 seqs, 986 slices, 186 macros(986 instances: 771 mslices 215 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1396 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21842, tnet num: 5562, tinst num: 4784, tnode num: 27626, tedge num: 35022.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.035197s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (101.1%)

RUN-1004 : used memory is 218 MB, reserved memory is 196 MB, peak memory is 218 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.141295s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.3573e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4784.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 925281, overlap = 39
PHY-3002 : Step(2): len = 797036, overlap = 46.0938
PHY-3002 : Step(3): len = 488311, overlap = 48.8438
PHY-3002 : Step(4): len = 435533, overlap = 54.4688
PHY-3002 : Step(5): len = 344100, overlap = 54.6562
PHY-3002 : Step(6): len = 304895, overlap = 48.4062
PHY-3002 : Step(7): len = 273638, overlap = 63.8125
PHY-3002 : Step(8): len = 241395, overlap = 64.4062
PHY-3002 : Step(9): len = 215222, overlap = 76.2812
PHY-3002 : Step(10): len = 197566, overlap = 91.9688
PHY-3002 : Step(11): len = 183408, overlap = 108.781
PHY-3002 : Step(12): len = 171742, overlap = 120.375
PHY-3002 : Step(13): len = 158854, overlap = 127.125
PHY-3002 : Step(14): len = 152350, overlap = 135.438
PHY-3002 : Step(15): len = 146520, overlap = 145.156
PHY-3002 : Step(16): len = 138317, overlap = 152.719
PHY-3002 : Step(17): len = 133459, overlap = 155.125
PHY-3002 : Step(18): len = 125329, overlap = 167.719
PHY-3002 : Step(19): len = 120802, overlap = 179.469
PHY-3002 : Step(20): len = 117117, overlap = 191.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.80888e-05
PHY-3002 : Step(21): len = 121655, overlap = 163.531
PHY-3002 : Step(22): len = 124816, overlap = 150.594
PHY-3002 : Step(23): len = 129922, overlap = 100.062
PHY-3002 : Step(24): len = 129633, overlap = 95.4062
PHY-3002 : Step(25): len = 127633, overlap = 87.1875
PHY-3002 : Step(26): len = 127531, overlap = 86
PHY-3002 : Step(27): len = 126251, overlap = 87.2188
PHY-3002 : Step(28): len = 126157, overlap = 86.0312
PHY-3002 : Step(29): len = 120626, overlap = 86.1562
PHY-3002 : Step(30): len = 119031, overlap = 86.8438
PHY-3002 : Step(31): len = 114245, overlap = 97.8438
PHY-3002 : Step(32): len = 113303, overlap = 101.219
PHY-3002 : Step(33): len = 112470, overlap = 103.031
PHY-3002 : Step(34): len = 109421, overlap = 100.5
PHY-3002 : Step(35): len = 105965, overlap = 100.344
PHY-3002 : Step(36): len = 105553, overlap = 101.281
PHY-3002 : Step(37): len = 105721, overlap = 102.719
PHY-3002 : Step(38): len = 105762, overlap = 104.344
PHY-3002 : Step(39): len = 105572, overlap = 99.0312
PHY-3002 : Step(40): len = 105875, overlap = 100.906
PHY-3002 : Step(41): len = 104111, overlap = 104.969
PHY-3002 : Step(42): len = 103662, overlap = 104.438
PHY-3002 : Step(43): len = 102420, overlap = 100.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.61776e-05
PHY-3002 : Step(44): len = 105795, overlap = 101.625
PHY-3002 : Step(45): len = 106018, overlap = 99.75
PHY-3002 : Step(46): len = 106146, overlap = 99.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112355
PHY-3002 : Step(47): len = 106554, overlap = 97.0312
PHY-3002 : Step(48): len = 106793, overlap = 97.25
PHY-3002 : Step(49): len = 106828, overlap = 97.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00022471
PHY-3002 : Step(50): len = 107549, overlap = 97.1875
PHY-3002 : Step(51): len = 107556, overlap = 97.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000418898
PHY-3002 : Step(52): len = 108306, overlap = 94.375
PHY-3002 : Step(53): len = 108467, overlap = 94.4062
PHY-3002 : Step(54): len = 109488, overlap = 89.6562
PHY-3002 : Step(55): len = 109884, overlap = 92.4062
PHY-3002 : Step(56): len = 109609, overlap = 89.6875
PHY-3002 : Step(57): len = 109553, overlap = 82.9688
PHY-3002 : Step(58): len = 109571, overlap = 89.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000837797
PHY-3002 : Step(59): len = 109753, overlap = 84.9688
PHY-3002 : Step(60): len = 109730, overlap = 85
PHY-3002 : Step(61): len = 109874, overlap = 84.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00163035
PHY-3002 : Step(62): len = 110000, overlap = 80.0938
PHY-3002 : Step(63): len = 110168, overlap = 77.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015481s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (201.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.104404s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.748e-06
PHY-3002 : Step(64): len = 110029, overlap = 175.344
PHY-3002 : Step(65): len = 110130, overlap = 176
PHY-3002 : Step(66): len = 106194, overlap = 174.188
PHY-3002 : Step(67): len = 106128, overlap = 173.531
PHY-3002 : Step(68): len = 104550, overlap = 174.562
PHY-3002 : Step(69): len = 104438, overlap = 174.812
PHY-3002 : Step(70): len = 103900, overlap = 173.406
PHY-3002 : Step(71): len = 105521, overlap = 168.094
PHY-3002 : Step(72): len = 101951, overlap = 174.156
PHY-3002 : Step(73): len = 101495, overlap = 174.094
PHY-3002 : Step(74): len = 101250, overlap = 175.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.49599e-06
PHY-3002 : Step(75): len = 101801, overlap = 172.781
PHY-3002 : Step(76): len = 101924, overlap = 173.531
PHY-3002 : Step(77): len = 103627, overlap = 154.469
PHY-3002 : Step(78): len = 102420, overlap = 151.781
PHY-3002 : Step(79): len = 102420, overlap = 151.781
PHY-3002 : Step(80): len = 102016, overlap = 152.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.4992e-05
PHY-3002 : Step(81): len = 103666, overlap = 148.281
PHY-3002 : Step(82): len = 103666, overlap = 148.281
PHY-3002 : Step(83): len = 103288, overlap = 148.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.9984e-05
PHY-3002 : Step(84): len = 105990, overlap = 147.406
PHY-3002 : Step(85): len = 106286, overlap = 146.969
PHY-3002 : Step(86): len = 107428, overlap = 124.75
PHY-3002 : Step(87): len = 107683, overlap = 125.625
PHY-3002 : Step(88): len = 108380, overlap = 127.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.99679e-05
PHY-3002 : Step(89): len = 107715, overlap = 128.719
PHY-3002 : Step(90): len = 107715, overlap = 128.719
PHY-3002 : Step(91): len = 107349, overlap = 130.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000119936
PHY-3002 : Step(92): len = 109182, overlap = 127.25
PHY-3002 : Step(93): len = 109758, overlap = 127.438
PHY-3002 : Step(94): len = 112290, overlap = 108.344
PHY-3002 : Step(95): len = 112390, overlap = 106.031
PHY-3002 : Step(96): len = 110623, overlap = 108.562
PHY-3002 : Step(97): len = 110440, overlap = 108.406
PHY-3002 : Step(98): len = 109022, overlap = 107.844
PHY-3002 : Step(99): len = 109022, overlap = 107.844
PHY-3002 : Step(100): len = 108417, overlap = 108.344
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000239872
PHY-3002 : Step(101): len = 108346, overlap = 108.281
PHY-3002 : Step(102): len = 108371, overlap = 107.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000479743
PHY-3002 : Step(103): len = 109385, overlap = 110.719
PHY-3002 : Step(104): len = 109619, overlap = 115.375
PHY-3002 : Step(105): len = 111136, overlap = 108.281
PHY-3002 : Step(106): len = 110605, overlap = 101.5
PHY-3002 : Step(107): len = 110533, overlap = 99.0312
PHY-3002 : Step(108): len = 109586, overlap = 101.156
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000959487
PHY-3002 : Step(109): len = 108955, overlap = 100.5
PHY-3002 : Step(110): len = 108836, overlap = 100.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00191897
PHY-3002 : Step(111): len = 108752, overlap = 100.125
PHY-3002 : Step(112): len = 108752, overlap = 100.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00383795
PHY-3002 : Step(113): len = 108759, overlap = 100
PHY-3002 : Step(114): len = 108737, overlap = 99.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00724973
PHY-3002 : Step(115): len = 108755, overlap = 99.9375
PHY-3002 : Step(116): len = 108878, overlap = 99.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0144995
PHY-3002 : Step(117): len = 108811, overlap = 99.4062
PHY-3002 : Step(118): len = 108811, overlap = 99.4062
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0278147
PHY-3002 : Step(119): len = 108860, overlap = 99.4375
PHY-3002 : Step(120): len = 108860, overlap = 99.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100610s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6422e-05
PHY-3002 : Step(121): len = 111177, overlap = 262.469
PHY-3002 : Step(122): len = 111876, overlap = 258.625
PHY-3002 : Step(123): len = 112344, overlap = 253.938
PHY-3002 : Step(124): len = 112667, overlap = 254.812
PHY-3002 : Step(125): len = 110816, overlap = 253.031
PHY-3002 : Step(126): len = 110785, overlap = 255.312
PHY-3002 : Step(127): len = 109918, overlap = 239.562
PHY-3002 : Step(128): len = 109955, overlap = 238.062
PHY-3002 : Step(129): len = 110029, overlap = 236.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.28439e-05
PHY-3002 : Step(130): len = 109617, overlap = 230.844
PHY-3002 : Step(131): len = 109693, overlap = 229.094
PHY-3002 : Step(132): len = 110520, overlap = 222.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.56878e-05
PHY-3002 : Step(133): len = 112162, overlap = 202.906
PHY-3002 : Step(134): len = 112409, overlap = 197.906
PHY-3002 : Step(135): len = 116101, overlap = 171.188
PHY-3002 : Step(136): len = 117893, overlap = 152.156
PHY-3002 : Step(137): len = 116476, overlap = 155.312
PHY-3002 : Step(138): len = 116408, overlap = 156.5
PHY-3002 : Step(139): len = 116305, overlap = 156.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131376
PHY-3002 : Step(140): len = 119574, overlap = 127.125
PHY-3002 : Step(141): len = 120136, overlap = 126.5
PHY-3002 : Step(142): len = 123202, overlap = 116.531
PHY-3002 : Step(143): len = 123342, overlap = 111.875
PHY-3002 : Step(144): len = 123461, overlap = 110.531
PHY-3002 : Step(145): len = 123461, overlap = 110.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000262751
PHY-3002 : Step(146): len = 124317, overlap = 104.688
PHY-3002 : Step(147): len = 124860, overlap = 102.375
PHY-3002 : Step(148): len = 125836, overlap = 99.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000525503
PHY-3002 : Step(149): len = 126544, overlap = 99
PHY-3002 : Step(150): len = 127179, overlap = 98.6875
PHY-3002 : Step(151): len = 128614, overlap = 90.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00105101
PHY-3002 : Step(152): len = 129134, overlap = 87.5312
PHY-3002 : Step(153): len = 129468, overlap = 90.4062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00176451
PHY-3002 : Step(154): len = 129751, overlap = 91.1875
PHY-3002 : Step(155): len = 130421, overlap = 87.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21842, tnet num: 5562, tinst num: 4784, tnode num: 27626, tedge num: 35022.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.077302s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (100.1%)

RUN-1004 : used memory is 214 MB, reserved memory is 192 MB, peak memory is 224 MB
OPT-1001 : Total overflow 329.97 peak overflow 5.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 149216, over cnt = 631(1%), over = 2368, worst = 28
PHY-1001 : End global iterations;  0.316828s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (148.0%)

PHY-1001 : Congestion index: top1 = 45.17, top5 = 33.76, top10 = 27.23, top15 = 23.05.
PHY-1001 : End incremental global routing;  0.403734s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (135.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.132303s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.625033s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (122.5%)

OPT-1001 : Current memory(MB): used = 250, reserve = 228, peak = 250.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4134/5564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 149216, over cnt = 631(1%), over = 2368, worst = 28
PHY-1002 : len = 165256, over cnt = 389(1%), over = 812, worst = 17
PHY-1002 : len = 170120, over cnt = 161(0%), over = 337, worst = 17
PHY-1002 : len = 174976, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 175136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.353364s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (128.2%)

PHY-1001 : Congestion index: top1 = 39.70, top5 = 31.50, top10 = 26.92, top15 = 23.63.
OPT-1001 : End congestion update;  0.433612s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (122.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.101744s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.535506s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (116.7%)

OPT-1001 : Current memory(MB): used = 254, reserve = 233, peak = 254.
OPT-1001 : End physical optimization;  2.280683s wall, 2.453125s user + 0.062500s system = 2.515625s CPU (110.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1865 LUT to BLE ...
SYN-4008 : Packed 1865 LUT and 847 SEQ to BLE.
SYN-4003 : Packing 917 remaining SEQ's ...
SYN-4005 : Packed 516 SEQ with LUT/SLICE
SYN-4006 : 646 single LUT's are left
SYN-4006 : 401 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2266/4331 primitive instances ...
PHY-3001 : End packing;  0.212656s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2429 instances
RUN-1001 : 1129 mslices, 1129 lslices, 144 pads, 14 brams, 4 dsps
RUN-1001 : There are total 4780 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3005 nets have 2 pins
RUN-1001 : 1078 nets have [3 - 5] pins
RUN-1001 : 586 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 2427 instances, 2258 slices, 186 macros(986 instances: 771 mslices 215 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : After packing: Len = 132619, Over = 139.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 18824, tnet num: 4778, tinst num: 2427, tnode num: 22995, tedge num: 31387.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.174985s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.7%)

RUN-1004 : used memory is 259 MB, reserved memory is 239 MB, peak memory is 259 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.280240s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38069e-05
PHY-3002 : Step(156): len = 129842, overlap = 136.25
PHY-3002 : Step(157): len = 128920, overlap = 140.25
PHY-3002 : Step(158): len = 124875, overlap = 149.25
PHY-3002 : Step(159): len = 122633, overlap = 151
PHY-3002 : Step(160): len = 121760, overlap = 153
PHY-3002 : Step(161): len = 121175, overlap = 161.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76138e-05
PHY-3002 : Step(162): len = 121837, overlap = 157.75
PHY-3002 : Step(163): len = 122369, overlap = 156
PHY-3002 : Step(164): len = 123817, overlap = 148.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52277e-05
PHY-3002 : Step(165): len = 126618, overlap = 140.25
PHY-3002 : Step(166): len = 128010, overlap = 136
PHY-3002 : Step(167): len = 131379, overlap = 125.75
PHY-3002 : Step(168): len = 131092, overlap = 121.5
PHY-3002 : Step(169): len = 131097, overlap = 121.25
PHY-3002 : Step(170): len = 130226, overlap = 113.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.248279s wall, 0.218750s user + 0.484375s system = 0.703125s CPU (283.2%)

PHY-3001 : Trial Legalized: Len = 163768
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088950s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160423
PHY-3002 : Step(171): len = 152785, overlap = 10.25
PHY-3002 : Step(172): len = 146584, overlap = 31.75
PHY-3002 : Step(173): len = 143999, overlap = 36.25
PHY-3002 : Step(174): len = 142997, overlap = 39.5
PHY-3002 : Step(175): len = 141526, overlap = 42.25
PHY-3002 : Step(176): len = 140820, overlap = 43.5
PHY-3002 : Step(177): len = 140278, overlap = 49
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000320847
PHY-3002 : Step(178): len = 141417, overlap = 44
PHY-3002 : Step(179): len = 142086, overlap = 44.25
PHY-3002 : Step(180): len = 142655, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000641693
PHY-3002 : Step(181): len = 143209, overlap = 42.75
PHY-3002 : Step(182): len = 143570, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.4%)

PHY-3001 : Legalized: Len = 153456, Over = 0
PHY-3001 : Spreading special nets. 34 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016943s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.2%)

PHY-3001 : 44 instances has been re-located, deltaX = 11, deltaY = 35, maxDist = 2.
PHY-3001 : Final: Len = 154663, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 18824, tnet num: 4778, tinst num: 2427, tnode num: 22995, tedge num: 31387.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.245083s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.4%)

RUN-1004 : used memory is 255 MB, reserved memory is 235 MB, peak memory is 263 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 219/4780.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 187976, over cnt = 495(1%), over = 725, worst = 6
PHY-1002 : len = 190544, over cnt = 278(0%), over = 361, worst = 6
PHY-1002 : len = 192720, over cnt = 143(0%), over = 173, worst = 3
PHY-1002 : len = 194816, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 194984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.646204s wall, 0.921875s user + 0.156250s system = 1.078125s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 27.44, top10 = 24.79, top15 = 22.75.
PHY-1001 : End incremental global routing;  0.760951s wall, 1.046875s user + 0.156250s system = 1.203125s CPU (158.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119481s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.970877s wall, 1.250000s user + 0.156250s system = 1.406250s CPU (144.8%)

OPT-1001 : Current memory(MB): used = 262, reserve = 241, peak = 263.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4045/4780.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 194984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022872s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 27.44, top10 = 24.79, top15 = 22.75.
OPT-1001 : End congestion update;  0.117862s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.097887s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.8%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.215936s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.3%)

OPT-1001 : Current memory(MB): used = 263, reserve = 243, peak = 263.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.089271s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4045/4780.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 194984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025805s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.1%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 27.44, top10 = 24.79, top15 = 22.75.
PHY-1001 : End incremental global routing;  0.119648s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113121s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4045/4780.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 194984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023207s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.7%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 27.44, top10 = 24.79, top15 = 22.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.086074s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.990294s wall, 3.265625s user + 0.156250s system = 3.421875s CPU (114.4%)

RUN-1003 : finish command "place" in  14.884160s wall, 23.109375s user + 7.062500s system = 30.171875s CPU (202.7%)

RUN-1004 : used memory is 253 MB, reserved memory is 232 MB, peak memory is 264 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2429 instances
RUN-1001 : 1129 mslices, 1129 lslices, 144 pads, 14 brams, 4 dsps
RUN-1001 : There are total 4780 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3005 nets have 2 pins
RUN-1001 : 1078 nets have [3 - 5] pins
RUN-1001 : 586 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 18824, tnet num: 4778, tinst num: 2427, tnode num: 22995, tedge num: 31387.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.177256s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.5%)

RUN-1004 : used memory is 259 MB, reserved memory is 239 MB, peak memory is 302 MB
PHY-1001 : 1129 mslices, 1129 lslices, 144 pads, 14 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 185592, over cnt = 506(1%), over = 736, worst = 6
PHY-1002 : len = 188192, over cnt = 277(0%), over = 363, worst = 6
PHY-1002 : len = 191024, over cnt = 105(0%), over = 135, worst = 3
PHY-1002 : len = 192600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.641770s wall, 0.828125s user + 0.109375s system = 0.937500s CPU (146.1%)

PHY-1001 : Congestion index: top1 = 31.68, top5 = 27.36, top10 = 24.69, top15 = 22.59.
PHY-1001 : End global routing;  0.747843s wall, 0.937500s user + 0.109375s system = 1.046875s CPU (140.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 291, reserve = 272, peak = 302.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 548, reserve = 531, peak = 548.
PHY-1001 : End build detailed router design. 3.900940s wall, 3.843750s user + 0.062500s system = 3.906250s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 67872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.052765s wall, 4.046875s user + 0.000000s system = 4.046875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 582, reserve = 566, peak = 582.
PHY-1001 : End phase 1; 4.059584s wall, 4.062500s user + 0.000000s system = 4.062500s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 2052 net; 1.686794s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.1%)

PHY-1022 : len = 494616, over cnt = 180(0%), over = 180, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 585, reserve = 569, peak = 585.
PHY-1001 : End initial routed; 5.480401s wall, 8.593750s user + 0.125000s system = 8.718750s CPU (159.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3907(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.782     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.380706s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 591, reserve = 575, peak = 591.
PHY-1001 : End phase 2; 6.861175s wall, 9.968750s user + 0.125000s system = 10.093750s CPU (147.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 494616, over cnt = 180(0%), over = 180, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.017864s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 493128, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.161673s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (164.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 493344, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.057268s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 493368, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.040158s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3907(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.782     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.388592s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 39 feed throughs used by 31 nets
PHY-1001 : End commit to database; 0.506020s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.9%)

PHY-1001 : Current memory(MB): used = 618, reserve = 603, peak = 618.
PHY-1001 : End phase 3; 2.333249s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (104.5%)

PHY-1003 : Routed, final wirelength = 493368
PHY-1001 : Current memory(MB): used = 619, reserve = 605, peak = 619.
PHY-1001 : End export database. 0.017462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-1001 : End detail routing;  17.433215s wall, 20.500000s user + 0.250000s system = 20.750000s CPU (119.0%)

RUN-1003 : finish command "route" in  19.558515s wall, 22.828125s user + 0.359375s system = 23.187500s CPU (118.6%)

RUN-1004 : used memory is 561 MB, reserved memory is 545 MB, peak memory is 619 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     3895   out of  19600   19.87%
#reg                     1767   out of  19600    9.02%
#le                      4296
  #lut only              2529   out of   4296   58.87%
  #reg only               401   out of   4296    9.33%
  #lut&reg               1366   out of   4296   31.80%
#dsp                        4   out of     29   13.79%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            733
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         175
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         41
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         23
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 20
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f1             10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0    8
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |4296   |2909    |986     |1767    |14      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |652    |427     |108     |401     |2       |0       |
|    command1                          |command                                    |53     |52      |0       |44      |0       |0       |
|    control1                          |control_interface                          |100    |66      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |68      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |68      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |27      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |128    |65      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |65      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |17      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |22      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |88      |64      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |555    |536     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |171    |171     |0       |40      |0       |0       |
|  u_camera_reader                     |camera_reader                              |88     |45      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |2559   |1580    |731     |1098    |12      |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |167    |106     |45      |74      |2       |0       |
|      u_three_martix_4                |three_martix                               |155    |99      |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |113     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |107     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |173    |119     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |5       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |163    |114     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |715    |439     |235     |274     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |489    |299     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |47     |27      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |14      |0       |0       |
|      u_three_martix                  |three_martix                               |226    |140     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |719    |437     |235     |253     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |117     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |137     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |77     |33      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |359    |202     |92      |180     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |139    |91      |47      |50      |0       |0       |
|      u_three_martix_2                |three_martix                               |220    |111     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |160    |132     |28      |74      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |81     |64      |17      |17      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2936  
    #2          2       597   
    #3          3       250   
    #4          4       183   
    #5        5-10      593   
    #6        11-50      77   
    #7       51-100      8    
    #8       101-500     3    
    #9        >500       1    
  Average     2.76            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2427
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4780, pip num: 40873
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 39
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2168 valid insts, and 126498 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.226362s wall, 44.281250s user + 0.421875s system = 44.703125s CPU (1057.7%)

RUN-1004 : used memory is 583 MB, reserved memory is 571 MB, peak memory is 748 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_171151.log"
