Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (lin64) Build 1721784 Tue Nov 29 22:12:24 MST 2016
| Date         : Fri Dec 30 09:03:24 2016
| Host         : hms-beatdown running 64-bit Ubuntu 15.10
| Command      : report_utilization -file xcl_design_ddrmem_2_0_utilization_synth.rpt -pb xcl_design_ddrmem_2_0_utilization_synth.pb
| Design       : xcl_design_ddrmem_2_0
| Device       : xcku060ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21878 |     0 |    331680 |  6.60 |
|   LUT as Logic             | 20114 |     0 |    331680 |  6.06 |
|   LUT as Memory            |  1764 |     0 |    146880 |  1.20 |
|     LUT as Distributed RAM |  1164 |     0 |           |       |
|     LUT as Shift Register  |   600 |     0 |           |       |
| CLB Registers              | 23791 |     0 |    663360 |  3.59 |
|   Register as Flip Flop    | 23790 |     0 |    663360 |  3.59 |
|   Register as Latch        |     0 |     0 |    663360 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    663360 | <0.01 |
| CARRY8                     |    53 |     0 |     41460 |  0.13 |
| F7 Muxes                   |   466 |     0 |    165840 |  0.28 |
| F8 Muxes                   |    28 |     0 |     82920 |  0.03 |
| F9 Muxes                   |     0 |     0 |     41460 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 796   |          Yes |         Set |            - |
| 22992 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |      1080 |  2.36 |
|   RAMB36/FIFO*    |   25 |     0 |      1080 |  2.31 |
|     RAMB36E2 only |   25 |       |           |       |
|   RAMB18          |    1 |     0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      2760 |  0.11 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  125 |     0 |       520 | 24.04 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |       624 |  1.44 |
|   BUFGCE             |    9 |     0 |       288 |  3.13 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       192 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    3 |     0 |        24 | 12.50 |
| MMCME3_ADV           |    1 |     0 |        12 |  8.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 22992 |            Register |
| LUT6             |  7873 |                 CLB |
| LUT3             |  6132 |                 CLB |
| LUT5             |  4480 |                 CLB |
| LUT4             |  4232 |                 CLB |
| LUT2             |  1869 |                 CLB |
| RAMD32           |  1746 |                 CLB |
| FDSE             |   796 |            Register |
| RAMS32           |   582 |                 CLB |
| SRLC32E          |   517 |                 CLB |
| LUT1             |   500 |                 CLB |
| MUXF7            |   466 |                 CLB |
| RXTX_BITSLICE    |   111 |                 I/O |
| OBUFT            |    90 |                 I/O |
| SRL16E           |    83 |                 CLB |
| IBUFCTRL         |    82 |              Others |
| INBUF            |    72 |                 I/O |
| CARRY8           |    53 |                 CLB |
| OBUF             |    33 |                 I/O |
| MUXF8            |    28 |                 CLB |
| RAMB36E2         |    25 |           Block Ram |
| TX_BITSLICE_TRI  |    24 |                 I/O |
| BITSLICE_CONTROL |    24 |                 I/O |
| RIU_OR           |    12 |                 I/O |
| INV              |    11 |                 CLB |
| DIFFINBUF        |    10 |                 I/O |
| BUFGCE           |     9 |               Clock |
| PLLE3_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| FDPE             |     2 |            Register |
| RAMB18E2         |     1 |           Block Ram |
| MMCME3_ADV       |     1 |               Clock |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


