vendor_name = ModelSim
source_file = 1, C:/Users/carva/Desktop/projetoRelogioCD/ProjetoRelogio/relogio/converte_7seg.vhd
source_file = 1, C:/Users/carva/Desktop/projetoRelogioCD/ProjetoRelogio/relogio/relogio.vhd
source_file = 1, C:/Users/carva/Desktop/projetoRelogioCD/ProjetoRelogio/relogio/db/relogio.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/carva/Desktop/projetoRelogioCD/ProjetoRelogio/relogio/cont_df.vhd
source_file = 1, C:/Users/carva/Desktop/projetoRelogioCD/ProjetoRelogio/relogio/divisorfrequencia.vhd
source_file = 1, C:/Users/carva/Desktop/projetoRelogioCD/ProjetoRelogio/relogio/ffjk.vhd
design_name = relogio
instance = comp, \clock~I\, clock, relogio, 1
instance = comp, \saida_rel[0]~I\, saida_rel[0], relogio, 1
instance = comp, \saida_rel[1]~I\, saida_rel[1], relogio, 1
instance = comp, \saida_rel[2]~I\, saida_rel[2], relogio, 1
instance = comp, \saida_rel[3]~I\, saida_rel[3], relogio, 1
instance = comp, \saida_rel[4]~I\, saida_rel[4], relogio, 1
instance = comp, \saida_rel[5]~I\, saida_rel[5], relogio, 1
instance = comp, \saida_rel[6]~I\, saida_rel[6], relogio, 1
