
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	-stylus 
Date:		Thu Jul 11 01:02:54 2024
Host:		ip-10-3-90-108 (x86_64 w/Linux 3.10.0-1160.2.2.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Platinum 8175M CPU @ 2.50GHz 33792KB)
OS:		Red Hat Enterprise Linux Workstation 7.9 (Maipo)

License:
		[01:02:54.348001] Configured Lic search path (21.01-s002): 5280@af45ls01

		invs	Innovus Implementation System	21.1	Denied
		invsb	Innovus Implementation System Basic	21.1	Denied
		fexl	First Encounter XL	21.1	Denied
		vdixl	Virtuoso Digital Implementation XL	21.1	Denied
		vdi	Virtuoso Digital Implementation	21.1	checkout succeeded
		Maximum number of instances allowed (1 x 50000).


Create and set the environment variable TMPDIR to /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

@innovus 1> set_db init_power_nets VDD
@innovus 2> set_db init_ground_nets VSS
@innovus 3> #################################
read_mmmc gpio.view
#################################
#@ Begin verbose source gpio.view (pre)
@file 1:
@@file 2: create_library_set -name max_timing\
   -timing ../lib/slow_vdd1v0_basicCells.lib
@file 4:
@@file 5: create_library_set -name min_timing\
   -timing ../lib/fast_vdd1v0_basicCells.lib
@file 7:
@@file 8: create_timing_condition -name default_mapping_tc_2\
   -library_sets min_timing
@@file 10: create_timing_condition -name default_mapping_tc_1\
   -library_sets max_timing
@file 12:
@@file 13: create_rc_corner -name rccorners\
   -cap_table ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
   -pre_route_res 1\
   -post_route_res 1\
   -pre_route_cap 1\
   -post_route_cap 1\
   -post_route_cross_cap 1\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0\
   -qrc_tech ../QRC_Tech/gpdk045.tch
@file 23:
@@file 24: create_delay_corner -name max_delay\
   -timing_condition {default_mapping_tc_1}\
   -rc_corner rccorners
@@file 27: create_delay_corner -name min_delay\
   -timing_condition {default_mapping_tc_2}\
   -rc_corner rccorners
@file 30:
@@file 31: create_constraint_mode -name sdc_cons\
   -sdc_files\
    gpio_sdc.sdc 
@file 34:
@@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
@@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
@file 37:
@@file 38: set_analysis_view -setup wc -hold bc
@file 39:
@file 40:
#@ End verbose source gpio.view
Reading max_timing timing library '/home/myanik/work/teknofest24/alaz/playground/gpio/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/myanik/work/teknofest24/alaz/playground/gpio/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing timing library '/home/myanik/work/teknofest24/alaz/playground/gpio/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/myanik/work/teknofest24/alaz/playground/gpio/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
#################################
read_physical -lef {../../gsclib045/gsclib045/lef/gsclib045_tech.lef ../../gsclib045/gsclib045/lef/gsclib045_macro.lef}
#################################

Loading LEF file ../../gsclib045/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file ../../gsclib045/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

#################################
read_netlist ../synthesis/outputs/gpio_netlist.v
#################################
#% Begin Load netlist data ... (date=07/11 01:04:26, mem=850.5M)
*** Begin netlist parsing (mem=972.8M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/outputs/gpio_netlist.v'

*** Memory Usage v#1 (Current mem = 974.781M, initial mem = 464.086M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=974.8M) ***
#% End Load netlist data ... (date=07/11 01:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=860.8M, current mem=860.8M)
Top level cell is gpio_controller.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell gpio_controller ...
*** Netlist is unique.
** info: there are 1064 modules.
** info: there are 90 stdCell insts.

*** Memory Usage v#1 (Current mem = 1042.254M, initial mem = 464.086M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'gpio_sdc.sdc' ...
Current (total cpu=0:00:31.5, real=0:01:33, peak res=1188.2M, current mem=1188.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File gpio_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File gpio_sdc.sdc, Line 10).

gpio_controller
INFO (CTE): Reading of timing constraints file gpio_sdc.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.1M, current mem=1209.1M)
Current (total cpu=0:00:31.6, real=0:01:33, peak res=1209.1M, current mem=1209.1M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting core size to PlacementGrid : width :24 height : 20.52
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
@innovus 3> write_io_file --help

Usage: write_io_file [-help] <out_file> [-include_cell_name] [-only_selected_bump]
                     [-relative_orient] [-version_2] [-template  [-io_order <string>]] [-locations  | -by_order ]

**ERROR: (IMPTCM-48):	"--help" is not a legal option for command "write_io_file". Either the current option or an option prior to it is not specified correctly.


@innovus 4> write_io_file -help

Usage: write_io_file [-help] <out_file> [-include_cell_name] [-only_selected_bump]
                     [-relative_orient] [-version_2] [-template  [-io_order <string>]] [-locations  | -by_order ]

-help                    # Prints out the command usage
<out_file>               # name of I/O constraint file (string, required)
-by_order                # save order (bool, optional)
-include_cell_name       # if you specify this option, IO file will include cell name of IO
                         # instance (bool, optional)
-io_order <string>       # order in template file: default | clockwise | counterclockwise
                         # (string, optional)
-locations               # save location (bool, optional)
-only_selected_bump      # only save selected bump to file (bool, optional)
-relative_orient         # save orientation relative to the bottom side (bool, optional)
-template                # save template file (bool, optional)
-version_2               # save in version 2 syntax (bool, optional)


@innovus 5> ls
@innovus 6> write_io_file ./pindeneme.io
Dumping FTerm of cell gpio_controller to file
@innovus 7> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
add_rings command will ignore shorts while creating rings.
@innovus 8> The ring targets are set to core/block ring wires.
add_rings command will consider rows while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will ignore shorts while creating rings.
add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=07/11 01:41:45, mem=1461.2M)


viaInitial starts at Thu Jul 11 01:41:45 2024
viaInitial ends at Thu Jul 11 01:41:45 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1645.4M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=07/11 01:41:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.3M, current mem=1463.3M)
@innovus 9> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
add_rings command will ignore shorts while creating rings.
@innovus 10> The ring targets are set to core/block ring wires.
add_rings command will consider rows while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will ignore shorts while creating rings.
add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=07/11 01:41:59, mem=1463.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1650.5M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Ring generation is complete.
#% End add_rings (date=07/11 01:41:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.8M, current mem=1463.8M)
@innovus 11> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not be created over regions without power planning wires.
Stripes will not extend to closest target.
Stripes will stop at the boundary of the specified area.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
The power planner will set stripe antenna targets to none (no trimming allowed).
Offset for stripe breaking is set to 0.
add_stripes will allow jog to connect padcore ring and block ring.

@innovus 12> add_stripes will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
#% Begin add_stripes (date=07/11 01:43:44, mem=1476.7M)

Initialize fgc environment(mem: 1662.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 10 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       10       |       NA       |
|  Via10 |       20       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=07/11 01:43:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.6M, current mem=1477.6M)
@innovus 13> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not be created over regions without power planning wires.
Stripes will not extend to closest target.
Stripes will stop at the boundary of the specified area.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
The power planner will set stripe antenna targets to none (no trimming allowed).
Offset for stripe breaking is set to 0.
add_stripes will allow jog to connect padcore ring and block ring.

@innovus 14> add_stripes will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
#% Begin add_stripes (date=07/11 01:43:50, mem=1477.8M)

Initialize fgc environment(mem: 1662.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.150000, 2.930000) (6.150000, 27.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.150000, 2.930000) (11.150000, 27.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (16.150000, 2.930000) (16.150000, 27.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (21.150000, 2.930000) (21.150000, 27.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (26.150000, 2.930000) (26.150000, 27.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.850000, 3.930000) (6.850000, 26.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.850000, 3.930000) (11.850000, 26.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (16.850000, 3.930000) (16.850000, 26.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (21.850000, 3.930000) (21.850000, 26.850000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (26.850000, 3.930000) (26.850000, 26.850000) because same wire already exists.
Stripe generation is complete.
#% End add_stripes (date=07/11 01:43:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.9M, current mem=1477.9M)
@innovus 15> write_floorplan gpio_controller.fp
@innovus 16> connect_global_net VDD -type pg_pin -pin VDD -inst_base_name *
@innovus 17> connect_global_net VSS -type pg_pin -pin VSS -inst_base_name *
@innovus 18> set_db route_special_via_connect_to_shape { stripe }
@innovus 19> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=07/11 01:49:00, mem=1486.6M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Jul 11 01:49:00 2024 ***
SPECIAL ROUTE ran on directory: /home/myanik/work/teknofest24/alaz/playground/gpio/gds
SPECIAL ROUTE ran on machine: ip-10-3-90-108 (Linux 3.10.0-1160.2.2.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3115.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 14 used
Read in 14 components
  14 core components: 14 unplaced, 0 placed, 0 fixed
Read in 134 logical pins
Read in 119 nets
Read in 2 special nets, 2 routed
Read in 28 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 26
  Number of Followpin connections: 13
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 39 wires.
ViaGen created 819 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       39       |       NA       |
|  Via1  |       91       |        0       |
|  Via2  |       91       |        0       |
|  Via3  |       91       |        0       |
|  Via4  |       91       |        0       |
|  Via5  |       91       |        0       |
|  Via6  |       91       |        0       |
|  Via7  |       91       |        0       |
|  Via8  |       91       |        0       |
|  Via9  |       91       |        0       |
+--------+----------------+----------------+
#% End route_special (date=07/11 01:49:00, total cpu=0:00:00.4, real=0:00:00.0, peak res=1509.0M, current mem=1496.0M)
@innovus 20> set_db route_special_via_connect_to_shape { stripe }
@innovus 21> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=07/11 01:49:03, mem=1494.2M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Jul 11 01:49:03 2024 ***
SPECIAL ROUTE ran on directory: /home/myanik/work/teknofest24/alaz/playground/gpio/gds
SPECIAL ROUTE ran on machine: ip-10-3-90-108 (Linux 3.10.0-1160.2.2.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 14 used
Read in 14 components
  14 core components: 14 unplaced, 0 placed, 0 fixed
Read in 134 logical pins
Read in 119 nets
Read in 2 special nets, 2 routed
Read in 28 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
#% End route_special (date=07/11 01:49:03, total cpu=0:00:00.4, real=0:00:00.0, peak res=1496.1M, current mem=1496.1M)
@innovus 22> place_opt_design 
**INFO: User settings:
setDelayCalMode -engine                  aae
getDelayCalMode -engine                  aae
*** place_opt_design #1 [begin] : totSession cpu/real = 0:03:22.3/0:50:57.9 (0.1), mem = 1692.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:22.4/0:50:58.1 (0.1), mem = 1836.5M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 113 (71.1%) nets
3		: 20 (12.6%) nets
4     -	14	: 18 (11.3%) nets
15    -	39	: 8 (5.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=90 (0 fixed + 90 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=159 #term=534 #term/net=3.36, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=118
stdCell: 90 single + 0 double + 0 multi
Total standard cell length = 0.2000 (mm), area = 0.0003 (mm^2)
Average module density = 0.694.
Density for the design = 0.694.
       = stdcell_area 1000 sites (342 um^2) / alloc_area 1440 sites (492 um^2).
Pin Density = 0.3708.
            = total # of pins 534 / total area 1440.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.803e-13 (2.55e-13 4.26e-13)
              Est.  stn bbox = 7.697e-13 (3.01e-13 4.69e-13)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
Iteration  2: Total net bbox = 6.803e-13 (2.55e-13 4.26e-13)
              Est.  stn bbox = 7.697e-13 (3.01e-13 4.69e-13)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Iteration  3: Total net bbox = 1.964e+01 (9.95e+00 9.69e+00)
              Est.  stn bbox = 2.794e+01 (1.41e+01 1.39e+01)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 2018.2M
Iteration  4: Total net bbox = 2.640e+02 (1.35e+02 1.29e+02)
              Est.  stn bbox = 4.366e+02 (2.25e+02 2.12e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2018.2M
Iteration  5: Total net bbox = 2.640e+02 (1.35e+02 1.29e+02)
              Est.  stn bbox = 4.366e+02 (2.25e+02 2.12e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2018.2M
Iteration  6: Total net bbox = 3.631e+03 (1.73e+03 1.90e+03)
              Est.  stn bbox = 3.886e+03 (1.87e+03 2.02e+03)
              cpu = 0:00:01.4 real = 0:00:03.0 mem = 2018.2M
Finished Global Placement (cpu=0:00:01.4, real=0:00:03.0, mem=2018.2M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:03:25 mem=2018.2M) ***
Total net bbox length = 3.631e+03 (1.733e+03 1.897e+03) (ext = 3.212e+03)
Move report: Detail placement moves 90 insts, mean move: 2.10 um, max move: 5.61 um 
	Max move on inst (g2257__7410): (18.27, 7.92) --> (15.00, 10.26)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1986.2MB
Summary Report:
Instances move: 90 (out of 90 movable)
Instances flipped: 0
Mean displacement: 2.10 um
Max displacement: 5.61 um (Instance: g2257__7410) (18.2745, 7.921) -> (15, 10.26)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X1
Total net bbox length = 3.690e+03 (1.696e+03 1.994e+03) (ext = 3.118e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1986.2MB
*** Finished place_detail (0:03:25 mem=1986.2M) ***
*** Finished Initial Placement (cpu=0:00:01.5, real=0:00:03.0, mem=1986.2M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1621 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1621
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 93 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 93
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 93 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.225100e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2006.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   350 
[NR-eGR]  Metal2   (2V)           440   532 
[NR-eGR]  Metal3   (3H)           453     7 
[NR-eGR]  Metal4   (4V)             7     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          900   889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3690um
[NR-eGR] Total length: 900um, number of vias: 889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 102um, number of vias: 89
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2006.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
***** Total cpu  0:0:2
***** Total real time  0:0:3
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 2006.2M **
AAE DB initialization (MEM=2031.07 CPU=0:00:00.0 REAL=0:00:00.0) 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           34
Multi-Bit FF Count           :            0
Total Bit Count              :           34
Total FF Count               :           34
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        7.072
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               34                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         205.57           3064                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:04.2 (0.8), totSession cpu/real = 0:03:25.6/0:51:02.3 (0.1), mem = 2031.1M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1661.0M, totSessionCpu=0:03:26 **
**WARN: (IMPOPT-576):	103 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:25.6/0:51:02.3 (0.1), mem = 2031.1M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_i[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wb_dat_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=2039.1 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**INFO: Using Advanced Metric Collection system.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1674.9M, totSessionCpu=0:03:28 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2039.10 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1621 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1621
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 93 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 93
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 93 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.430300e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   350 
[NR-eGR]  Metal2   (2V)           461   530 
[NR-eGR]  Metal3   (3H)           436    18 
[NR-eGR]  Metal4   (4V)            27     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          925   898 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3690um
[NR-eGR] Total length: 925um, number of vias: 898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 106um, number of vias: 89
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 2039.10 MB )
Extraction called for design 'gpio_controller' of instances=90 and nets=192 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2039.098M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: gpio_controller
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2055.69)
Total number of fetched objects 159
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2224.82 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2188.21 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:29 mem=2188.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.954  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      5 (88)      |   -0.200   |      5 (88)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.444%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1733.1M, totSessionCpu=0:03:29 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:03:29.1/0:51:05.9 (0.1), mem = 2138.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2138.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2138.2M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:29.1/0:51:06.0 (0.1), mem = 2138.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:29.3/0:51:06.1 (0.1), mem = 2335.1M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:29.4/0:51:06.2 (0.1), mem = 2243.1M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:03:30.5/0:51:07.3 (0.1), mem = 2261.2M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:30.6/0:51:07.4 (0.1), mem = 2261.2M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:31.3/0:51:08.1 (0.1), mem = 2261.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.3/0:51:08.1 (0.1), mem = 2261.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    90|    -0.26|     0|     0|     0.00|     0|     0|     0|     0|     6.95|     0.00|       0|       0|       0| 69.44%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.01|     0.00|       2|       0|       4| 70.69%| 0:00:00.0|  2353.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.01|     0.00|       0|       0|       0| 70.69%| 0:00:00.0|  2353.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin Transform Statistics ****
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+
|              Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| buffers/inverters| Resize Tot/FF/HghtIncFF|
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+
| multiBufferDRVPreRoute|      6|          6|           6|           6|         6| 0:00:00.0| 0:00:00.0|   1.250|      0.000000|      0.000000|               2/0|                   4/0/0|
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+
**** End Transform Statistics ****
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Change summary: 2/0 (0) buffers/inverters were added (deleted) and 4 instances were resized.

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2353.1M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:31.5/0:51:08.3 (0.1), mem = 2273.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1847.8M, totSessionCpu=0:03:31 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.6/0:51:08.4 (0.1), mem = 2311.2M
*info: 1 clock net excluded
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+---------+------------+--------+----------+---------+---------------------+
|   0.000|   0.000|   70.69%|   0:00:00.0| 2349.4M|        wc|       NA| NA                  |
+--------+--------+---------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2349.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2349.4M) ***
**** Begin Transform Statistics ****
**** End Transform Statistics ****
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Change summary: 0/0 (0) buffer/inverter were added (deleted) and 0 instance was resized.
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:32.5/0:51:09.3 (0.1), mem = 2278.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:32.6/0:51:09.4 (0.1), mem = 2335.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.69
Reclaim Target Slack 0.000 Fastest Clock Period 10.000 StdDelay is 0.03880 Standard Cell Height 1.710um
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.69%|        -|   0.000|   0.000|   0:00:00.0| 2337.5M|
|   70.69%|        0|   0.000|   0.000|   0:00:00.0| 2338.5M|
|   70.69%|        0|   0.000|   0.000|   0:00:00.0| 2338.5M|
|   70.69%|        0|   0.000|   0.000|   0:00:00.0| 2338.5M|
|   70.42%|        2|   0.000|   0.000|   0:00:00.0| 2363.1M|
|   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2363.1M|
|   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2363.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.42
**** Begin Transform Statistics ****
+-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
|                            Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| Resize Tot/FF/HghtIncFF|
+-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
| CommonAndConstantInputSimplification|     92|         58|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|
|                  ReclaimDeleteBuffer|     92|          1|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|
|                       ReclaimDeclone|     92|          0|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|
|                        ReclaimResize|     96|         96|           2|           0|         2| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                   2/0/0|
+-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
**** End Transform Statistics ****
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:33.4/0:51:10.2 (0.1), mem = 2363.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2283.07M, totSessionCpu=0:03:33).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:33.5/0:51:10.4 (0.1), mem = 2283.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1621 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1621
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 95 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.225100e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2285.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 2.633e+02 (1.34e+02 1.29e+02)
              Est.  stn bbox = 4.017e+02 (2.07e+02 1.95e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2276.0M
Iteration  5: Total net bbox = 3.387e+02 (1.76e+02 1.62e+02)
              Est.  stn bbox = 5.145e+02 (2.66e+02 2.48e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2256.0M
Iteration  6: Total net bbox = 4.843e+02 (2.39e+02 2.45e+02)
              Est.  stn bbox = 6.574e+02 (3.26e+02 3.31e+02)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2256.0M
Iteration  7: Total net bbox = 4.578e+02 (2.39e+02 2.18e+02)
              Est.  stn bbox = 6.182e+02 (3.18e+02 3.00e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2272.0M
Move report: Timing Driven Placement moves 92 insts, mean move: 5.00 um, max move: 12.52 um 
	Max move on inst (g2238__8428): (20.20, 23.94) --> (10.92, 20.70)

Finished Incremental Placement (cpu=0:00:00.8, real=0:00:01.0, mem=2256.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting place_detail (0:03:34 mem=2256.0M) ***
Total net bbox length = 3.584e+03 (1.687e+03 1.898e+03) (ext = 3.047e+03)
Move report: Detail placement moves 92 insts, mean move: 1.15 um, max move: 9.71 um 
	Max move on inst (gpio_odr_reg[6]): (16.61, 10.16) --> (7.00, 10.26)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2227.0MB
Summary Report:
Instances move: 92 (out of 92 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 9.71 um (Instance: gpio_odr_reg[6]) (16.613, 10.161) -> (7, 10.26)
	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: SDFFRHQX1
Total net bbox length = 3.559e+03 (1.661e+03 1.897e+03) (ext = 3.010e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2227.0MB
*** Finished place_detail (0:03:34 mem=2227.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1621 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1621
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 95 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.643700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2226.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   354 
[NR-eGR]  Metal2   (2V)           403   511 
[NR-eGR]  Metal3   (3H)           446     7 
[NR-eGR]  Metal4   (4V)             9     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          858   872 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3559um
[NR-eGR] Total length: 858um, number of vias: 872
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 105um, number of vias: 92
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2242.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2240.0M)
Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2240.023M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 1830.7M, totSessionCpu=0:03:35 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: gpio_controller
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2241.16)
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2305.9 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2305.9 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:03:34.9/0:51:11.9 (0.1), mem = 2259.9M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:35.0/0:51:12.0 (0.1), mem = 2333.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.42
Reclaim Target Slack 0.000 Fastest Clock Period 10.000 StdDelay is 0.03880 Standard Cell Height 1.710um
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.42%|        -|   0.000|   0.000|   0:00:00.0| 2333.1M|
|   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
|   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
|   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
|   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.42
**** Begin Transform Statistics ****
+--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+
|           Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power|
+--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+
| ReclaimDeleteBuffer|     92|          1|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|
|      ReclaimDeclone|     92|          0|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|
|  ReclaimResizeLegal|     92|         92|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|
+--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+
**** End Transform Statistics ****
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
*** Starting place_detail (0:03:35 mem=2334.1M) ***
Total net bbox length = 3.559e+03 (1.661e+03 1.897e+03) (ext = 3.010e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2316.1MB
Summary Report:
Instances move: 0 (out of 92 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.559e+03 (1.661e+03 1.897e+03) (ext = 3.010e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2316.1MB
*** Finished place_detail (0:03:35 mem=2316.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2316.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2352.2M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:35.1/0:51:12.1 (0.1), mem = 2352.2M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2276.13M, totSessionCpu=0:03:35).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:35.3/0:51:12.2 (0.1), mem = 2276.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     6.93|     0.00|       0|       0|       0| 70.42%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.97|     0.00|       0|       0|       1| 70.49%| 0:00:00.0|  2363.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.97|     0.00|       0|       0|       0| 70.49%| 0:00:00.0|  2363.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin Transform Statistics ****
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
|              Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| Resize Tot/FF/HghtIncFF|
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
| multiBufferDRVPreRoute|      1|          1|           1|           1|         1| 0:00:00.0| 0:00:00.0|   0.069|      0.000000|      0.000000|                   1/0/0|
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
**** End Transform Statistics ****
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Change summary: 0/0 (0) buffer/inverter were added (deleted) and 1 instance was resized.

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2363.4M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:35.4/0:51:12.3 (0.1), mem = 2287.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:03:36 mem=2287.4M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2287.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
	Max move on inst (g2248__9315): (5.80, 18.81) --> (5.60, 18.81)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2256.4MB
Summary Report:
Instances move: 1 (out of 92 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: g2248__9315) (5.8, 18.81) -> (5.6, 18.81)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: NAND4X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2256.4MB
*** Finished place_detail (0:03:36 mem=2256.4M) ***
Register exp ratio and priority group on 0 nets on 161 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2264.012M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: gpio_controller
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2267.08)
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2326.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2326.29 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:36 mem=2326.3M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1621 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1621
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 95 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.643700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2326.29 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 1863.8M, totSessionCpu=0:03:36 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.972  |  9.333  |  6.972  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   33    |   133   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.486%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs                 |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+-----------+----------|
| initial_summary         |           |    6.954 |           |        0 |       69.44 |      |       | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:01  |        2242 |           |          |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2261 |           |          |
| drv_fixing              |     0.000 |    7.008 |         0 |        0 |       70.69 |      |       | 0:00:01  |        2273 |         0 |        0 |
| global_opt              |           |    7.008 |           |        0 |       70.69 |      |       | 0:00:01  |        2278 |           |          |
| area_reclaiming         |     0.000 |    7.027 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2283 |           |          |
| incremental_replacement |           |          |           |          |             | 0.00 |  0.00 | 0:00:01  |        2260 |           |          |
| area_reclaiming_2       |     6.927 |    6.927 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2276 |           |          |
| drv_eco_fixing          |     6.972 |    6.972 |         0 |        0 |       70.49 |      |       | 0:00:00  |        2287 |         0 |        0 |
| final_summary           |     9.333 |    6.972 |           |        0 |       70.49 | 0.00 |  0.00 | 0:00:02  |        2284 |         0 |        0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 1866.5M, totSessionCpu=0:03:36 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:14, real = 0:00:17, mem = 2180.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         103  %s : Net has unplaced terms or is connec...
*** Message Summary: 111 warning(s), 2 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:14.1/0:00:16.8 (0.8), totSession cpu/real = 0:03:36.3/0:51:14.7 (0.1), mem = 2180.5M
@innovus 23> gui_select -point {27.66850 28.47550}
@innovus 24> write_db placeOpt
default_mapping_tc_2 default_mapping_tc_1
#% Begin save design ... (date=07/11 01:57:01, mem=1997.1M)
% Begin Save ccopt configuration ... (date=07/11 01:57:01, mem=1997.2M)
% End Save ccopt configuration ... (date=07/11 01:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.2M, current mem=1998.2M)
% Begin Save netlist data ... (date=07/11 01:57:01, mem=1998.2M)
Writing Binary DB to placeOpt/gpio_controller.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/11 01:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.3M, current mem=1998.3M)
Saving symbol-table file ...
Saving congestion map file placeOpt/gpio_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=07/11 01:57:02, mem=1998.8M)
Saving AAE Data ...
% End Save AAE data ... (date=07/11 01:57:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.9M, current mem=1998.9M)
Saving preference file placeOpt/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=07/11 01:57:03, mem=2003.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/11 01:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.9M, current mem=2003.9M)
Saving PG file placeOpt/gpio_controller.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul 11 01:57:03 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2421.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=07/11 01:57:04, mem=2003.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/11 01:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.9M, current mem=2003.9M)
% Begin Save routing data ... (date=07/11 01:57:04, mem=2003.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2421.4M) ***
% End Save routing data ... (date=07/11 01:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.0M, current mem=2004.0M)
Saving property file placeOpt/gpio_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2424.4M) ***
Saving rc congestion map placeOpt/gpio_controller.congmap.gz ...
% Begin Save power constraints data ... (date=07/11 01:57:04, mem=2004.6M)
% End Save power constraints data ... (date=07/11 01:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.7M, current mem=2004.7M)
rccorners
rccorners
rccorners
Generated self-contained design placeOpt
#% End save design ... (date=07/11 01:57:04, total cpu=0:00:01.7, real=0:00:03.0, peak res=2034.6M, current mem=2011.8M)
*** Message Summary: 0 warning(s), 0 error(s)

0
@innovus 25> create_clock_tree_spec 
Creating clock tree spec for modes (timing configs): sdc_cons
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 34 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 34 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@innovus 26> clock_opt_design
Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
Cannot run clock_opt_design because current DB is not extreme iSpatial DB
Cannot run clock_opt_design because current DB is not extreme iSpatial DB
@innovus 27> write_db postCTSopt
default_mapping_tc_2 default_mapping_tc_1
#% Begin save design ... (date=07/11 01:58:32, mem=1982.6M)
% Begin Save ccopt configuration ... (date=07/11 01:58:32, mem=1982.6M)
% End Save ccopt configuration ... (date=07/11 01:58:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1983.3M, current mem=1983.3M)
% Begin Save netlist data ... (date=07/11 01:58:32, mem=1983.3M)
Writing Binary DB to postCTSopt/gpio_controller.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/11 01:58:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1983.3M, current mem=1983.3M)
Saving symbol-table file ...
Saving congestion map file postCTSopt/gpio_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=07/11 01:58:33, mem=1983.3M)
Saving AAE Data ...
% End Save AAE data ... (date=07/11 01:58:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1983.3M, current mem=1983.3M)
Saving preference file postCTSopt/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=07/11 01:58:34, mem=1984.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=07/11 01:58:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1984.4M, current mem=1984.4M)
Saving PG file postCTSopt/gpio_controller.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul 11 01:58:34 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2447.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=07/11 01:58:34, mem=1984.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/11 01:58:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1984.4M, current mem=1984.4M)
% Begin Save routing data ... (date=07/11 01:58:34, mem=1984.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2447.6M) ***
% End Save routing data ... (date=07/11 01:58:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=1984.4M, current mem=1984.4M)
Saving property file postCTSopt/gpio_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2450.6M) ***
Saving rc congestion map postCTSopt/gpio_controller.congmap.gz ...
% Begin Save power constraints data ... (date=07/11 01:58:35, mem=1984.4M)
% End Save power constraints data ... (date=07/11 01:58:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1984.4M, current mem=1984.4M)
rccorners
rccorners
rccorners
Generated self-contained design postCTSopt
#% End save design ... (date=07/11 01:58:35, total cpu=0:00:01.6, real=0:00:03.0, peak res=1984.8M, current mem=1984.8M)
*** Message Summary: 0 warning(s), 0 error(s)

0
@innovus 28> set_db route_design_with_timing_driven 1
@innovus 29> set_db route_design_with_si_driven 1
@innovus 30> set_db route_design_top_routing_layer 11
#WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
@innovus 31> #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
set_db route_design_bottom_routing_layer 1
#WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
@innovus 32> #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
set_db route_design_detail_end_iteration 1
@innovus 33> set_db route_design_with_timing_driven true
@innovus 34> set_db route_design_with_si_driven true
@innovus 35> route_design -global_detail
#% Begin route_design (date=07/11 01:59:42, mem=1986.7M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1986.71 (MB), peak = 2034.63 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
delaycal_enable_high_fanout                                  true
delaycal_ignore_net_load                                     false
delaycal_socv_accuracy_mode                                  low
setAnalysisMode -cts                                         postCTS
setDelayCalMode -engine                                      aae
extract_rc_engine                                            pre_route
extract_rc_shrink_factor                                     0.9
route_design_bottom_routing_layer                            1
route_design_detail_end_iteration                            1
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              38.8
route_design_top_routing_layer                               11
route_design_with_si_driven                                  true
route_design_with_timing_driven                              true
getAnalysisMode -cts                                         postCTS
getDelayCalMode -engine                                      aae
getIlmMode -keepHighFanoutCriticalInsts                      false
get_power_analysis_mode -report_power_quiet                  false
getAnalysisMode -cts                                         postCTS
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2460.8M, init mem=2460.8M)
TechSite Violation:	2
*info: Placed = 92            
*info: Unplaced = 0           
Placement Density:70.49%(347/492)
Placement Density (including fixed std cells):70.49%(347/492)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2460.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2460.8M) ***

route_global_detail

#Start route_global_detail on Thu Jul 11 01:59:51 2024
#
#Generating timing data, please wait...
#161 total nets, 95 already routed, 95 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1977.54 (MB), peak = 2034.63 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID ip-10-3-90-108)
#  Generated on:      Thu Jul 11 01:59:52 2024
#  Design:            gpio_controller
#  Command:           route_design -global_detail
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2027.21 (MB), peak = 2045.17 (MB)
#Library Standard Delay: 36.80ps
#Slack threshold: 73.60ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2027.27 (MB), peak = 2045.17 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2033.49 (MB), peak = 2045.17 (MB)
#Default setup view is reset to wc.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2033.82 (MB), peak = 2045.17 (MB)
#Current view: wc 
#Current enabled view: wc 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2033.35 (MB), peak = 2045.17 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=194)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Start routing data preparation on Thu Jul 11 01:59:53 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.28 (MB), peak = 2075.59 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2060.49 (MB), peak = 2075.59 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2060.52 (MB), peak = 2075.59 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 99 (skipped).
#Total number of routable nets = 95.
#Total number of nets in the design = 194.
#95 routable nets do not have any wires.
#95 nets will be global routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '114' on M1. As a result, an RC of wire width '120' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M2. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M3. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M4. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M5. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M6. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
#
#Finished routing data preparation on Thu Jul 11 01:59:55 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.18 (MB)
#Total memory = 2060.71 (MB)
#Peak memory = 2075.59 (MB)
#
#
#Start global routing on Thu Jul 11 01:59:55 2024
#
#
#Start global routing initialization on Thu Jul 11 01:59:55 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jul 11 01:59:55 2024
#
#Start routing resource analysis on Thu Jul 11 01:59:55 2024
#
#Routing resource analysis is done on Thu Jul 11 01:59:55 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          84          78         132    34.09%
#  Metal2         V         133          37         132     0.00%
#  Metal3         H         145          17         132     0.00%
#  Metal4         V         133          37         132     0.00%
#  Metal5         H         145          17         132     0.00%
#  Metal6         V         133          37         132     0.00%
#  Metal7         H         145          17         132     0.00%
#  Metal8         V         133          37         132     0.00%
#  Metal9         H         140          22         132     0.00%
#  Metal10        V          47          20         132     0.00%
#  Metal11        H          55           9         132     0.00%
#  --------------------------------------------------------------
#  Total                   1297      20.16%        1452     3.10%
#
#
#
#
#Global routing data preparation is done on Thu Jul 11 01:59:55 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.12 (MB), peak = 2075.59 (MB)
#
#
#Global routing initialization is done on Thu Jul 11 01:59:55 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.19 (MB), peak = 2075.59 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.49 (MB), peak = 2075.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.61 (MB), peak = 2075.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 99 (skipped).
#Total number of routable nets = 95.
#Total number of nets in the design = 194.
#
#95 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              95  
#-----------------------------
#        Total              95  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              95  
#-----------------------------
#        Total              95  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        1(0.76%)      1(0.76%)   (1.52%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.07%)      1(0.07%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.14% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 758 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 353 um.
#Total wire length on LAYER Metal3 = 399 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 538
#Up-Via Summary (total 538):
#           
#-----------------------
# Metal1            333
# Metal2            203
# Metal3              2
#-----------------------
#                   538 
#
#Total number of involved regular nets 7
#Maximum src to sink distance  38.7
#Average of max src_to_sink distance  23.5
#Average of ave src_to_sink distance  15.2
#Max overcon = 2 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.04 (MB)
#Total memory = 2065.75 (MB)
#Peak memory = 2075.59 (MB)
#
#Finished global routing on Thu Jul 11 01:59:55 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.76 (MB), peak = 2075.59 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 138 horizontal wires in 1 hboxes and 112 vertical wires in 1 hboxes.
#Done with 23 horizontal wires in 1 hboxes and 30 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       351.76 	  0.05%  	  0.00% 	  0.00%
# Metal3       392.55 	  0.15%  	  0.00% 	  0.00%
# Metal4         5.78 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         750.09  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 738 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 348 um.
#Total wire length on LAYER Metal3 = 384 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 538
#Up-Via Summary (total 538):
#           
#-----------------------
# Metal1            333
# Metal2            203
# Metal3              2
#-----------------------
#                   538 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2066.08 (MB), peak = 2075.59 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rccorners /home/myanik/work/teknofest24/alaz/playground/gpio/QRC_Tech/gpdk045.tch 25.000000 (real) 
#(i=11, n=11 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#rccorners [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#user defined extract_shrink_factor of 0.90 overrides the tech file layout scale of 1.00
#SADV_Off
#
#layer[1] tech width 120 != ict width 133.0
#
#layer[1] tech spc 120 != ict spc 133.0
#
#layer[2] tech width 160 != ict width 177.0
#
#layer[2] tech spc 140 != ict spc 155.0
#
#layer[3] tech width 160 != ict width 177.0
#
#layer[3] tech spc 140 != ict spc 155.0
#
#layer[4] tech width 160 != ict width 177.0
#
#layer[4] tech spc 140 != ict spc 155.0
#
#layer[5] tech width 160 != ict width 177.0
#
#layer[5] tech spc 140 != ict spc 155.0
#
#layer[6] tech width 160 != ict width 177.0
#
#layer[6] tech spc 140 != ict spc 155.0
#
#layer[7] tech width 160 != ict width 177.0
#
#layer[7] tech spc 140 != ict spc 155.0
#
#layer[8] tech width 160 != ict width 177.0
#
#layer[8] tech spc 140 != ict spc 155.0
#
#layer[9] tech width 160 != ict width 177.0
#
#layer[9] tech spc 140 != ict spc 155.0
#
#layer[10] tech width 440 != ict width 488.0
#
#layer[10] tech spc 400 != ict spc 444.0
#
#layer[11] tech width 440 != ict width 488.0
#
#layer[11] tech spc 400 != ict spc 444.0
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=32032 avg_aspect_ratio=2.212239 
#Vertical num_row 64 per_row= 500 halo= 12000 
#hor_num_col = 68 final aspect_ratio= 1.857778
#Build RC corners: cpu time = 00:00:26, elapsed time = 00:00:28, memory = 2178.59 (MB), peak = 2324.68 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2182.84 (MB)
#Peak memory = 2324.68 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Track Assignment Wire Spread.
#Done with 37 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.50GHz 33792KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net rst_n does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:rst_n of net 0(rst_n) into rc tree
#WARNING (NREX-80) Net clk does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:clk of net 1(clk) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[16] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[17] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[18] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[19] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[20] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[21] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[22] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[23] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[24] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[25] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[26] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[27] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[28] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[29] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[30] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[31] of net 4(wb_dat_o[16]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[14] of net 9(gpio_odr[14]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[3] of net 10(gpio_odr[3]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[15] of net 11(gpio_odr[15]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[4] of net 12(gpio_odr[4]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[6] of net 13(gpio_odr[6]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[5] of net 14(gpio_odr[5]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[10] of net 15(gpio_odr[10]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[12] of net 16(gpio_odr[12]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[13] of net 17(gpio_odr[13]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[0] of net 18(gpio_odr[0]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[9] of net 19(gpio_odr[9]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[2] of net 20(gpio_odr[2]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[7] of net 21(gpio_odr[7]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[8] of net 22(gpio_odr[8]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[11] of net 23(gpio_odr[11]) into rc tree
#Need to add unplaced ipin PIN:gpio_odr[1] of net 24(gpio_odr[1]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[1] of net 27(wb_dat_o[1]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[15] of net 29(wb_dat_o[15]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[11] of net 30(wb_dat_o[11]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[7] of net 31(wb_dat_o[7]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[4] of net 32(wb_dat_o[4]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[9] of net 33(wb_dat_o[9]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[3] of net 34(wb_dat_o[3]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[2] of net 35(wb_dat_o[2]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[5] of net 37(wb_dat_o[5]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[8] of net 38(wb_dat_o[8]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[6] of net 39(wb_dat_o[6]) into rc tree
#WARNING (NREX-80) Net wb_we_i does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:wb_we_i of net 40(wb_we_i) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[10] of net 41(wb_dat_o[10]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[14] of net 42(wb_dat_o[14]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[12] of net 43(wb_dat_o[12]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[13] of net 44(wb_dat_o[13]) into rc tree
#Need to add unplaced ipin PIN:wb_dat_o[0] of net 45(wb_dat_o[0]) into rc tree
#WARNING (NREX-80) Net wb_adr_i[2] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:wb_adr_i[2] of net 46(wb_adr_i[2]) into rc tree
#Total 95 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     5.38 (MB), total memory =  2188.60 (MB), peak memory =  2324.68 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2186.07 (MB), peak = 2324.68 (MB)
#RC Statistics: 387 Res, 286 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.39, Avg V/H Edge Length: 1470.98 (255), Avg L-Edge Length: 8603.19 (69)
#Register nets and terms for rcdb /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 640 nodes, 545 edges, and 0 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2743.969M)
Following multi-corner parasitics specified:
	/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell gpio_controller has rcdb /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d specified
Cell gpio_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.3 real: 0:00:00.0 mem: 2745.973M)
#
#Restore RCDB.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:28
#Elapsed time = 00:00:30
#Increased memory = 124.53 (MB)
#Total memory = 2190.62 (MB)
#Peak memory = 2324.68 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID ip-10-3-90-108)
#  Generated on:      Thu Jul 11 02:00:25 2024
#  Design:            gpio_controller
#  Command:           route_design -global_detail
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.12 (MB), peak = 2324.68 (MB)
#Library Standard Delay: 36.80ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.12 (MB), peak = 2324.68 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.12 (MB), peak = 2324.68 (MB)
Worst slack reported in the design = 8.163666 (late)

*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.29 (MB), peak = 2324.68 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 95
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:04:46, real=0:57:32, peak res=2324.7M, current mem=2098.5M)
gpio_controller
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.8M, current mem=2109.8M)
Current (total cpu=0:04:46, real=0:57:32, peak res=2324.7M, current mem=2109.8M)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.81 (MB), peak = 2324.68 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 95
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 5 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       353.09 	  0.07%  	  0.00% 	  0.00%
# Metal3       391.75 	  0.15%  	  0.00% 	  0.00%
# Metal4         5.78 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         750.62  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 741 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 350 um.
#Total wire length on LAYER Metal3 = 386 um.
#Total wire length on LAYER Metal4 = 6 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 538
#Up-Via Summary (total 538):
#           
#-----------------------
# Metal1            333
# Metal2            203
# Metal3              2
#-----------------------
#                   538 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.82 (MB), peak = 2324.68 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:33
#Increased memory = 74.32 (MB)
#Total memory = 2109.82 (MB)
#Peak memory = 2324.68 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start reading timing information from file .timing_file_34755.tif.gz ...
#Read in timing information for 134 ports, 92 instances from timing file .timing_file_34755.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2111.50 (MB), peak = 2324.68 (MB)
#Complete Detail Routing.
#Total wire length = 828 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 26 um.
#Total wire length on LAYER Metal2 = 411 um.
#Total wire length on LAYER Metal3 = 360 um.
#Total wire length on LAYER Metal4 = 31 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
# Metal1            334
# Metal2            219
# Metal3             14
#-----------------------
#                   567 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.70 (MB)
#Total memory = 2111.52 (MB)
#Peak memory = 2324.68 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2110.62 (MB), peak = 2324.68 (MB)
#CELL_VIEW gpio_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jul 11 02:00:27 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 21 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 837 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 26 um.
#Total wire length on LAYER Metal2 = 413 um.
#Total wire length on LAYER Metal3 = 367 um.
#Total wire length on LAYER Metal4 = 31 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
# Metal1            334
# Metal2            219
# Metal3             14
#-----------------------
#                   567 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 192 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.73 (MB), peak = 2324.68 (MB)
#CELL_VIEW gpio_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.73 (MB), peak = 2324.68 (MB)
#CELL_VIEW gpio_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 837 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 26 um.
#Total wire length on LAYER Metal2 = 413 um.
#Total wire length on LAYER Metal3 = 367 um.
#Total wire length on LAYER Metal4 = 31 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 567
#Up-Via Summary (total 567):
#           
#-----------------------
# Metal1            334
# Metal2            219
# Metal3             14
#-----------------------
#                   567 
#
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -2.07 (MB)
#Total memory = 2107.75 (MB)
#Peak memory = 2324.68 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:35
#Increased memory = 122.64 (MB)
#Total memory = 2109.89 (MB)
#Peak memory = 2324.68 (MB)
#Number of warnings = 6
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Jul 11 02:00:27 2024
#
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (EMS-27):	Message (IMPDC-2614) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:43, elapsed time = 00:00:45, memory = 2104.47 (MB), peak = 2324.68 (MB)
#% End route_design (date=07/11 02:00:27, total cpu=0:00:43.3, real=0:00:45.0, peak res=2324.7M, current mem=2104.5M)
@innovus 36> rccorners
rccorners
reset_parasitics 
@innovus 37> Performing RC Extraction ...
extract_rc 
Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2672.020M)
@innovus 38> time_design -post_route 
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02:02:03.157017] Periodic Lic check successful
[02:02:03.157034] Feature usage summary:
[02:02:03.157035] Virtuoso_Digital_Implem
[02:02:03.157035] VDS_Timing

This command "time_design -post_route" required an extra checkout of license vdst.
Additional license(s) checked out: 1 'VDS_Timing' license(s)
*** time_design #1 [begin] : totSession cpu/real = 0:04:53.2/0:59:07.2 (0.1), mem = 2682.1M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
**WARN: (IMPOPT-7139):	'set_db extract_rc_coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'post_route' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
post_route (extract_rc_effort_level low) RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2670.1M)
extractDetailRC Option : -outfile /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2670.1M)
Extracted 10.2122% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 20.1592% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 30.2387% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 40.1857% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 50.2653% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 60.2122% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 70.1592% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 80.2387% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 90.1857% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2686.1M)
Number of Extracted Resistors     : 1499
Number of Extracted Ground Cap.   : 1410
Number of Extracted Coupling Cap. : 0
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2694.098M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'post_route' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
post_route (extract_rc_effort_level low) RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2685.15M)
extractDetailRC Option : -outfile /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2685.2M)
Extracted 10.2122% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 20.1592% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 30.2387% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 40.1857% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 50.2653% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 60.2122% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 70.1592% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 80.2387% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 90.1857% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2685.2M)
Number of Extracted Resistors     : 1499
Number of Extracted Ground Cap.   : 1410
Number of Extracted Coupling Cap. : 1728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2667.2M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2671.152M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2680.69 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: gpio_controller
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2680.69)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 194,  83.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2776.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2739.9 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2739.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2739.9M)
Starting SI iteration 2
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2668.9)
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 194,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2711.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2711.58 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:55 mem=2711.6M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.987  |  9.331  |  6.987  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   33    |   133   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 70.486%
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir ./timingReports
Total CPU time: 1.86 sec
Total Real time: 3.0 sec
Total Memory Usage: 2669.910156 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:01.8/0:00:03.7 (0.5), totSession cpu/real = 0:04:55.1/0:59:10.9 (0.1), mem = 2669.9M
0
@innovus 39> time_design -post_route -hold

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type ocv'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

0
@innovus 40> set_db timing_analysis_type ocv
1 ocv
@innovus 41> time_design -post_route -hold
*** time_design #2 [begin] : totSession cpu/real = 0:04:58.0/1:00:07.3 (0.1), mem = 2660.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'post_route' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
post_route (extract_rc_effort_level low) RC Extraction called for design gpio_controller.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2660.39M)
extractDetailRC Option : -outfile /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2642.4M)
Extracted 10.2122% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 20.1592% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 30.2387% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 40.1857% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 50.2653% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 60.2122% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 70.1592% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 80.2387% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 90.1857% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2658.4M)
Number of Extracted Resistors     : 1499
Number of Extracted Ground Cap.   : 1410
Number of Extracted Coupling Cap. : 1728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2666.4M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2670.395M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=2649.96 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: gpio_controller
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2649.96)
*** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 194,  83.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2745.89 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2709.27 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2709.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2709.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2672.39)
Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 161. 
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 194,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2710.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2710.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:59 mem=2710.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.063  |  0.063  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |   33    |    0    |
+--------------------+---------+---------+---------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 70.486%
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir ./timingReports
Total CPU time: 1.28 sec
Total Real time: 1.0 sec
Total Memory Usage: 2646.824219 Mbytes
Reset AAE Options
*** time_design #2 [finish] : cpu/real = 0:00:01.3/0:00:01.7 (0.8), totSession cpu/real = 0:04:59.3/1:00:09.0 (0.1), mem = 2646.8M
0
@innovus 42> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report gpio_controller.drc.rpt ; set_db check_drc_limit 1000
@innovus 43> check_drc 
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report gpio_controller.drc.rpt         # string, default="", user setting
 *** Starting Verify DRC (MEM: 2656.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 1.00  MEM: 256.1M) ***

@innovus 44> set_db check_drc_area {0 0 0 0}
@innovus 45> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report gpio_controller.drc.rpt ; set_db check_drc_limit 1000
@innovus 46> check_drc 
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report gpio_controller.drc.rpt         # string, default="", user setting
 *** Starting Verify DRC (MEM: 2903.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@innovus 47> set_db check_drc_area {0 0 0 0}
@innovus 48> check_connectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jul 11 02:04:51 2024

Design Name: gpio_controller
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (34.0000, 30.7800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin rst_n of net rst_n has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[31] of net wb_dat_i[31] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[30] of net wb_dat_i[30] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[29] of net wb_dat_i[29] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[28] of net wb_dat_i[28] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[27] of net wb_dat_i[27] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[26] of net wb_dat_i[26] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[25] of net wb_dat_i[25] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[24] of net wb_dat_i[24] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[23] of net wb_dat_i[23] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[22] of net wb_dat_i[22] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[21] of net wb_dat_i[21] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[20] of net wb_dat_i[20] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[19] of net wb_dat_i[19] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[18] of net wb_dat_i[18] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[17] of net wb_dat_i[17] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[16] of net wb_dat_i[16] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[15] of net wb_dat_i[15] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin wb_dat_i[14] of net wb_dat_i[14] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jul 11 02:04:51 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

@innovus 49> wc bc
gui_select -rect {8.88300 18.60550 9.88700 17.76850}
@innovus 50> gui_select -point {-1.78800 11.07300}
@innovus 51> gui_select -point {-6.60000 2.99650}
@innovus 52> set_power_analysis_mode -reset
set_power_analysis_mode -method static -analysis_view wc -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

source power.tcl 
#@ Begin verbose source (pre): source power.tcl 
@@file 1: connect_global_net VDD -type pg_pin -pin VDD -inst *
@@file 2: connect_global_net VSS -type pg_pin -pin VSS -inst *
@@file 3: connect_global_net VDD -type tie_hi 
@@file 4: connect_global_net VSS -type tie_lo 
@@file 5: connect_global_net VDD -type tie_hi -pin VDD -inst *
@@file 6: connect_global_net VSS -type tie_lo -pin VSS -inst *
@file 7:
#@ End verbose source: power.tcl
@innovus 53> set_power_output_dir -reset
set_power_output_dir -reset
@innovus 54> set_power_output_dir ./run1
set_power_output_dir ./run1
@innovus 55> set_default_switching_activity -reset
set_default_switching_activity -reset
@innovus 56> set_default_switching_activity -input_activity 0.2 -period 10.0
set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
@innovus 57> read_activity_file -reset
read_activity_file -reset
@innovus 58> set_power -reset
set_power -reset
@innovus 59> set_powerup_analysis -reset
set_dynamic_power_simulation -reset
set_dynamic_power_simulation -reset
@innovus 60> report_power -rail_analysis_format VS -outfile ./run1/gpio_controller.rpt
report_power -rail_analysis_format VS -out_file ./run1/gpio_controller.rpt
env CDS_WORKAREA is set to /home/myanik/work/teknofest24/alaz/playground/gpio/gds

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: wc.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: gpio_controller
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3157.04)
*** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 194,  83.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3168.65 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3168.65 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2675.77)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 161. 
Total number of fetched objects 161
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 194,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2721.46 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2721.46 CPU=0:00:00.0 REAL=0:00:00.0)
Load RC corner of view wc

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.39MB/4196.96MB/2309.71MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.52MB/4196.96MB/2309.71MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.59MB/4196.96MB/2309.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.65MB/4196.96MB/2309.71MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 10%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 20%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 30%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 40%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 50%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 60%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 70%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 80%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 90%

Finished Levelizing
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)

Starting Activity Propagation
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 10%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 20%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 30%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 40%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 50%

Finished Activity Propagation
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.90MB/4196.96MB/2309.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
 ... Calculating switching power
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 10%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 20%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 30%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 40%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 50%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 60%
 ... Calculating internal and leakage power
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 70%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 80%
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 90%

Finished Calculating power
2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.42MB/4196.96MB/2309.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.42MB/4196.96MB/2309.71MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.47MB/4196.96MB/2309.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2156.48MB/4196.96MB/2309.71MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.01235879 	   92.5580%
Total Switching Power:       0.00098617 	    7.3857%
Total Leakage Power:         0.00000752 	    0.0563%
Total Power:                 0.01335248
-----------------------------------------------------------------------------------------
** WARN:  (VOLTUS_POWR-3424): Cell NAND2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR3BX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI222X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell INVX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR4X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR4X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell SDFFRHQX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell INVX2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND2X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND4X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell INVXL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR2X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFRHQX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OAI2BB1X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BUFX2 has no power pin defined in LEF/PGV.

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2156.90MB/4196.96MB/2309.71MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2675.14MB/4967.39MB/2675.14MB)

Output file is ./run1/gpio_controller.rpt
@innovus 61> add_fillers -base_cells FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 DECAP10 DECAP9 DECAP8 DECAP7 DECAP6 DECAP5 DECAP4 DECAP3 DECAP2 -prefix FILLER
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 5 filler insts (cell DECAP10 / prefix FILLER).
*INFO:   Added 2 filler insts (cell DECAP9 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell DECAP8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell DECAP7 / prefix FILLER).
*INFO:   Added 3 filler insts (cell DECAP6 / prefix FILLER).
*INFO:   Added 4 filler insts (cell DECAP5 / prefix FILLER).
*INFO:   Added 7 filler insts (cell DECAP4 / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 6 filler insts (cell DECAP3 / prefix FILLER).
*INFO:   Added 16 filler insts (cell DECAP2 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 19 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 89 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 89 new insts, @innovus 62> write_stream gpio -lib_name DesignLib -unit 2000 -mode all
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 28
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            181

Ports/Pins                             0

Nets                                 814
    metal layer Metal1                32
    metal layer Metal2               530
    metal layer Metal3               244
    metal layer Metal4                 8

    Via Instances                    567

Special Nets                          57
    metal layer Metal1                39
    metal layer Metal10               14
    metal layer Metal11                4

    Via Instances                    847

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 215
    metal layer Metal1               136
    metal layer Metal2                54
    metal layer Metal3                23
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
@innovus 63> 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jul 11 02:54:50 2024
  Total CPU time:     0:07:58
  Total real time:    1:51:58
  Peak memory (main): 2687.58MB


*** Memory Usage v#1 (Current mem = 2655.414M, initial mem = 464.086M) ***
*** Message Summary: 390 warning(s), 12 error(s)

--- Ending "Innovus" (totcpu=0:07:49, real=1:51:56, mem=2655.4M) ---
