|FDD_Lab7
Hex0[0] <= BCD_7Seg_DEC:inst3.seg[0]
Hex0[1] <= BCD_7Seg_DEC:inst3.seg[1]
Hex0[2] <= BCD_7Seg_DEC:inst3.seg[2]
Hex0[3] <= BCD_7Seg_DEC:inst3.seg[3]
Hex0[4] <= BCD_7Seg_DEC:inst3.seg[4]
Hex0[5] <= BCD_7Seg_DEC:inst3.seg[5]
Hex0[6] <= BCD_7Seg_DEC:inst3.seg[6]
Clk => clk_div:inst4.clk_in
Reset => clk_div:inst4.reset
Reset => Reg_4bit:inst8.Reset
Reset => cnt_4bit:inst7.Reset
Button2 => m2to1_4bits:inst5.sel
Button1 => cnt_4bit:inst7.Sel
SW[0] => m2to1_4bits:inst5.in1[0]
SW[0] => BCD_7Seg_DEC:inst1.bcd[0]
SW[1] => m2to1_4bits:inst5.in1[1]
SW[1] => BCD_7Seg_DEC:inst1.bcd[1]
SW[2] => m2to1_4bits:inst5.in1[2]
SW[2] => BCD_7Seg_DEC:inst1.bcd[2]
SW[3] => m2to1_4bits:inst5.in1[3]
SW[3] => BCD_7Seg_DEC:inst1.bcd[3]
Hex1[0] <= BCD_7Seg_DEC:inst2.seg[0]
Hex1[1] <= BCD_7Seg_DEC:inst2.seg[1]
Hex1[2] <= BCD_7Seg_DEC:inst2.seg[2]
Hex1[3] <= BCD_7Seg_DEC:inst2.seg[3]
Hex1[4] <= BCD_7Seg_DEC:inst2.seg[4]
Hex1[5] <= BCD_7Seg_DEC:inst2.seg[5]
Hex1[6] <= BCD_7Seg_DEC:inst2.seg[6]
Hex2[0] <= BCD_7Seg_DEC:inst1.seg[0]
Hex2[1] <= BCD_7Seg_DEC:inst1.seg[1]
Hex2[2] <= BCD_7Seg_DEC:inst1.seg[2]
Hex2[3] <= BCD_7Seg_DEC:inst1.seg[3]
Hex2[4] <= BCD_7Seg_DEC:inst1.seg[4]
Hex2[5] <= BCD_7Seg_DEC:inst1.seg[5]
Hex2[6] <= BCD_7Seg_DEC:inst1.seg[6]
Hex3[0] <= BCD_7Seg_DEC:inst.seg[0]
Hex3[1] <= BCD_7Seg_DEC:inst.seg[1]
Hex3[2] <= BCD_7Seg_DEC:inst.seg[2]
Hex3[3] <= BCD_7Seg_DEC:inst.seg[3]
Hex3[4] <= BCD_7Seg_DEC:inst.seg[4]
Hex3[5] <= BCD_7Seg_DEC:inst.seg[5]
Hex3[6] <= BCD_7Seg_DEC:inst.seg[6]


|FDD_Lab7|BCD_7Seg_DEC:inst3
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FDD_Lab7|Reg_4bit:inst8
Out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst.ACLR
Reset => inst1.ACLR
Reset => inst2.ACLR
Reset => inst3.ACLR
Clk => inst.CLK
Clk => inst1.CLK
Clk => inst2.CLK
Clk => inst3.CLK
In[3] => inst3.DATAIN
In[2] => inst2.DATAIN
In[1] => inst1.DATAIN
In[0] => inst.DATAIN


|FDD_Lab7|clk_div:inst4
clk_in => cntDiv[0].CLK
clk_in => cntDiv[1].CLK
clk_in => cntDiv[2].CLK
clk_in => cntDiv[3].CLK
clk_in => cntDiv[4].CLK
clk_in => cntDiv[5].CLK
clk_in => cntDiv[6].CLK
clk_in => cntDiv[7].CLK
clk_in => cntDiv[8].CLK
clk_in => cntDiv[9].CLK
clk_in => cntDiv[10].CLK
clk_in => cntDiv[11].CLK
clk_in => cntDiv[12].CLK
clk_in => cntDiv[13].CLK
clk_in => cntDiv[14].CLK
clk_in => cntDiv[15].CLK
clk_in => cntDiv[16].CLK
clk_in => cntDiv[17].CLK
clk_in => cntDiv[18].CLK
clk_in => cntDiv[19].CLK
clk_in => cntDiv[20].CLK
clk_in => cntDiv[21].CLK
clk_in => cntDiv[22].CLK
clk_in => cntDiv[23].CLK
clk_in => cntDiv[24].CLK
clk_in => cntDiv[25].CLK
clk_in => cntDiv[26].CLK
reset => cntDiv[0].ACLR
reset => cntDiv[1].ACLR
reset => cntDiv[2].ACLR
reset => cntDiv[3].ACLR
reset => cntDiv[4].ACLR
reset => cntDiv[5].ACLR
reset => cntDiv[6].ACLR
reset => cntDiv[7].ACLR
reset => cntDiv[8].ACLR
reset => cntDiv[9].ACLR
reset => cntDiv[10].ACLR
reset => cntDiv[11].ACLR
reset => cntDiv[12].ACLR
reset => cntDiv[13].ACLR
reset => cntDiv[14].ACLR
reset => cntDiv[15].ACLR
reset => cntDiv[16].ACLR
reset => cntDiv[17].ACLR
reset => cntDiv[18].ACLR
reset => cntDiv[19].ACLR
reset => cntDiv[20].ACLR
reset => cntDiv[21].ACLR
reset => cntDiv[22].ACLR
reset => cntDiv[23].ACLR
reset => cntDiv[24].ACLR
reset => cntDiv[25].ACLR
reset => cntDiv[26].ACLR
clk_lowf <= cntDiv[25].DB_MAX_OUTPUT_PORT_TYPE


|FDD_Lab7|m2to1_4bits:inst5
in0[0] => Y.DATAB
in0[1] => Y.DATAB
in0[2] => Y.DATAB
in0[3] => Y.DATAB
in1[0] => Y.DATAA
in1[1] => Y.DATAA
in1[2] => Y.DATAA
in1[3] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT


|FDD_Lab7|cnt_4bit:inst7
cnt[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
Reset => inst[3].ACLR
Reset => inst[2].ACLR
Reset => inst[1].ACLR
Reset => inst[0].ACLR
Clk => inst[3].CLK
Clk => inst[2].CLK
Clk => inst[1].CLK
Clk => inst[0].CLK
Sel => clk_logic:inst1.Sel


|FDD_Lab7|cnt_4bit:inst7|clk_logic:inst1
clkOut[3] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
clkOut[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
clkOut[1] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
clkOut[0] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Sel => inst.IN0
Sel => inst9.IN0
Sel => inst13.IN0
Sel => inst16.IN0
Sel => inst20.IN0
clkIn[3] => inst5.IN0
clkIn[3] => inst7.IN2
clkIn[3] => inst10.IN2
clkIn[3] => inst14.IN2
clkIn[3] => inst20.IN2
clkIn[2] => inst9.IN2
clkIn[2] => inst7.IN1
clkIn[2] => inst10.IN1
clkIn[2] => inst4.IN0
clkIn[2] => inst13.IN2
clkIn[2] => inst15.IN1
clkIn[1] => inst9.IN1
clkIn[1] => inst7.IN0
clkIn[1] => inst3.IN0
clkIn[1] => inst12.IN0
clkIn[1] => inst11.IN1
clkIn[0] => inst8.IN1
clkIn[0] => inst2.IN0
clkIn[0] => inst19.IN0


|FDD_Lab7|BCD_7Seg_DEC:inst2
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FDD_Lab7|BCD_7Seg_DEC:inst1
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FDD_Lab7|BCD_7Seg_DEC:inst
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


