#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep  3 18:52:09 2023
# Process ID: 13320
# Current directory: E:/Xlinx_project/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9628 E:\Xlinx_project\lab_4\lab_4.xpr
# Log file: E:/Xlinx_project/lab_4/vivado.log
# Journal file: E:/Xlinx_project/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/lab_4/lab_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.414 ; gain = 0.000update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 19:09:56 2023...
im'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.414 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_IMEM/addr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_IMEM/imem_addr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_IR/IRout}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/Card}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/PC_s}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/regfile_s}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/regfile_addr_s}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/ALU_As}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/ALU_Bs}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/Zero}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/reg_w}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_CU/ram_w}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX/data_chosen}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX/data_chosen}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/PC_MUX/data_chosen}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_MUX/data_chosen}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_Addr_MUX/data_chosen}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_addr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_rdata}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000008
--------------------------------------------------------------
==============================================================
$finish called at time : 2060 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0xfffffffc
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0xfffffffc
--------------------------------------------------------------
==============================================================
$finish called at time : 2100 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2110 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000018, write back reg number =  6, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2120 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000018, write back reg number =  6, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x0000001c, write back reg number =  7, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2140 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x0000001c, write back reg number =  7, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000020, write back reg number =  8, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2160 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000020, write back reg number =  8, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000024, write back reg number =  9, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2180 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000024, write back reg number =  9, write back data = 0x00000010
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2260 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2270 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000008
--------------------------------------------------------------
==============================================================
$finish called at time : 2280 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0xxxxxxxxx
--------------------------------------------------------------
==============================================================
$finish called at time : 2290 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.840 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_IR/IRout}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_rdata}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.840 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX/A_data_chosen}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1148.715 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_A/dout}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_B/dout}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX/A_data_chosen}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX/B_data_chosen}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1148.715 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_ALU_output/dout}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX/A_data_chosen}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX/B_data_chosen}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_addr}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_rdata}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_MUX}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_Addr_MUX}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1148.715 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_ALU/Card}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX/A_data_chosen}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX/B_data_chosen}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_ALU_output/dout}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_rdata}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_addr}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_MUX/select}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_Addr_MUX/select}} 
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run 10 us
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.715 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX/A_data_chosen}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX/B_data_chosen}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_ALU_output/dout}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/PC_MUX/data_chosen}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_MUX}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_Addr_MUX}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_addr}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_rdata}} 
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.586 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.586 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.586 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_ALU_output/dout}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_DMEM/dmem_rdata}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_Addr_MUX/data_chosen}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_MUX/data_chosen}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_IR}} 
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.586 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/U_cpu_top/U_cpu/A_MUX}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/U_cpu_top/U_cpu/B_MUX}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_MUX}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WB_Reg_Addr_MUX}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/U_cpu_top/U_cpu/U_ALU_output}} 
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0xffffffff
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000000
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0xffffffff
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  6, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2110 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000018, write back reg number =  7, write back data = 0x00000003
    Error     : PC = 0x00000018, write back reg number =  6, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000001c, write back reg number =  8, write back data = 0x00000001
    Error     : PC = 0x0000001c, write back reg number =  7, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000020, write back reg number =  9, write back data = 0x00000004
    Error     : PC = 0x00000020, write back reg number =  8, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000024, write back reg number =  9, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2260 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2270 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000004, write back reg number =  2, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2280 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2290 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2300 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2310 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2320 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2330 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000010, write back reg number =  5, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2340 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2350 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000014, write back reg number =  6, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2360 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.586 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0xffffffff
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000000
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0xffffffff
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  6, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2110 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000018, write back reg number =  7, write back data = 0x00000003
    Error     : PC = 0x00000018, write back reg number =  6, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000001c, write back reg number =  8, write back data = 0x00000001
    Error     : PC = 0x0000001c, write back reg number =  7, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000020, write back reg number =  9, write back data = 0x00000004
    Error     : PC = 0x00000020, write back reg number =  8, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000024, write back reg number =  9, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2260 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2270 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000004, write back reg number =  2, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2280 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2290 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2300 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2310 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000034, write back reg number =  0, write back data = 0x00000000
    Error     : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2320 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.586 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/B_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/LDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_ADDR_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_ADDR_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/WB_DATA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_DATA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.A_MUX
Compiling module xil_defaultlib.B_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.WB_DATA_MUX
Compiling module xil_defaultlib.WB_ADDR_MUX
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.LDM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.586 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 19:32:36 2023...
