Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: decodd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "decodd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "decodd"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : decodd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mneoacme/mneoacme/decodes/dcd38.vhd" in Library work.
Architecture behavioral of Entity dcd38 is up to date.
Compiling vhdl file "/home/mneoacme/mneoacme/Downloads/decod7seg_4dig.vhd" in Library work.
Architecture behavioral of Entity decod7seg_4dig is up to date.
Compiling vhdl file "/home/mneoacme/mneoacme/decodes/decodd.vhd" in Library work.
Entity <decodd> compiled.
Entity <decodd> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <decodd> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <dcd38> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decod7seg_4dig> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <decodd> in library <work> (Architecture <Behavioral>).
Entity <decodd> analyzed. Unit <decodd> generated.

Analyzing Entity <dcd38> in library <work> (Architecture <behavioral>).
Entity <dcd38> analyzed. Unit <dcd38> generated.

Analyzing Entity <decod7seg_4dig> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/mneoacme/mneoacme/Downloads/decod7seg_4dig.vhd" line 60: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/mneoacme/mneoacme/Downloads/decod7seg_4dig.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <N>
Entity <decod7seg_4dig> analyzed. Unit <decod7seg_4dig> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dcd38>.
    Related source file is "/home/mneoacme/mneoacme/decodes/dcd38.vhd".
Unit <dcd38> synthesized.


Synthesizing Unit <decod7seg_4dig>.
    Related source file is "/home/mneoacme/mneoacme/Downloads/decod7seg_4dig.vhd".
    Using one-hot encoding for signal <display_digit>.
    Found 16x7-bit ROM for signal <display$mux0000> created at line 44.
    Found 4-bit register for signal <AN>.
    Found 17-bit up counter for signal <counter>.
    Found 17-bit comparator less for signal <counter$cmp_lt0000> created at line 103.
    Found 4-bit register for signal <display_digit>.
    Found 4-bit register for signal <N>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <decod7seg_4dig> synthesized.


Synthesizing Unit <decodd>.
    Related source file is "/home/mneoacme/mneoacme/decodes/decodd.vhd".
Unit <decodd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 3
 4-bit register                                        : 3
# Comparators                                          : 1
 17-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <N_3> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <display_digit_3> of sequential type is unconnected in block <display>.

Synthesizing (advanced) Unit <decod7seg_4dig>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_display_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <decod7seg_4dig> synthesized (advanced).
WARNING:Xst:2677 - Node <display_digit_3> of sequential type is unconnected in block <decod7seg_4dig>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 1
 17-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <N_3> (without init value) has a constant value of 0 in block <decod7seg_4dig>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <decodd> ...

Optimizing unit <decod7seg_4dig> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block decodd, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : decodd.ngr
Top Level Output File Name         : decodd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 5
#      LUT3                        : 20
#      LUT4                        : 5
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 27
#      FDE                         : 10
#      FDRE                        : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       29  out of   8672     0%  
 Number of Slice Flip Flops:             27  out of  17344     0%  
 Number of 4 input LUTs:                 53  out of  17344     0%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    250     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_50MHz                          | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.949ns (Maximum Frequency: 168.095MHz)
   Minimum input arrival time before clock: 3.129ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: 6.609ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHz'
  Clock period: 5.949ns (frequency: 168.095MHz)
  Total number of paths / destination ports: 836 / 71
-------------------------------------------------------------------------
Delay:               5.949ns (Levels of Logic = 9)
  Source:            display/counter_5 (FF)
  Destination:       display/counter_16 (FF)
  Source Clock:      CLK_50MHz rising
  Destination Clock: CLK_50MHz rising

  Data Path: display/counter_5 to display/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  display/counter_5 (display/counter_5)
     LUT1:I0->O            1   0.704   0.000  display/Mcompar_counter_cmp_lt0000_cy<0>_rt (display/Mcompar_counter_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  display/Mcompar_counter_cmp_lt0000_cy<0> (display/Mcompar_counter_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  display/Mcompar_counter_cmp_lt0000_cy<1> (display/Mcompar_counter_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  display/Mcompar_counter_cmp_lt0000_cy<2> (display/Mcompar_counter_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  display/Mcompar_counter_cmp_lt0000_cy<3> (display/Mcompar_counter_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  display/Mcompar_counter_cmp_lt0000_cy<4> (display/Mcompar_counter_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  display/Mcompar_counter_cmp_lt0000_cy<5> (display/Mcompar_counter_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.459   0.420  display/Mcompar_counter_cmp_lt0000_cy<6> (display/Mcompar_counter_cmp_lt0000_cy<6>)
     INV:I->O             17   0.704   1.051  display/Mcompar_counter_cmp_lt0000_cy<6>_inv_INV_0 (display/counter_cmp_lt0000)
     FDRE:CE                   0.555          display/counter_0
    ----------------------------------------
    Total                      5.949ns (3.772ns logic, 2.177ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50MHz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.129ns (Levels of Logic = 2)
  Source:            p<2> (PAD)
  Destination:       display/N_2 (FF)
  Destination Clock: CLK_50MHz rising

  Data Path: p<2> to display/N_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.899  p_2_IBUF (p_2_IBUF)
     LUT2:I1->O            1   0.704   0.000  display/N_mux0001<2>1 (display/N_mux0001<2>)
     FDE:D                     0.308          display/N_2
    ----------------------------------------
    Total                      3.129ns (2.230ns logic, 0.899ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50MHz'
  Total number of paths / destination ports: 25 / 11
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            display/N_1 (FF)
  Destination:       CA (PAD)
  Source Clock:      CLK_50MHz rising

  Data Path: display/N_1 to CA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  display/N_1 (display/N_1)
     LUT3:I0->O            1   0.704   0.420  display/Mrom_display_mux000061 (CA_OBUF)
     OBUF:I->O                 3.272          CA_OBUF (CA)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Delay:               6.609ns (Levels of Logic = 3)
  Source:            p<1> (PAD)
  Destination:       s<7> (PAD)

  Data Path: p<1> to s<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  p_1_IBUF (p_1_IBUF)
     LUT3:I0->O            1   0.704   0.420  decodificador/s_7_or00001 (s_7_OBUF)
     OBUF:I->O                 3.272          s_7_OBUF (s<7>)
    ----------------------------------------
    Total                      6.609ns (5.194ns logic, 1.415ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.24 secs
 
--> 


Total memory usage is 512196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

