$date
	Tue Apr  5 12:15:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module i2c_tb $end
$var wire 1 ! TX3 $end
$var wire 1 " TX2 $end
$var wire 1 # TX1 $end
$var wire 1 $ TX0 $end
$var reg 1 % CLK $end
$var reg 1 & RX $end
$var reg 8 ' device_select [7:0] $end
$var integer 32 ( i [31:0] $end
$scope module UUT0 $end
$var wire 1 % CLK $end
$var wire 1 & RX $end
$var reg 8 ) ADDR [7:0] $end
$var reg 8 * ADDR_COMPARE [7:0] $end
$var reg 8 + DATA [7:0] $end
$var reg 1 $ TX $end
$var reg 4 , counter [3:0] $end
$upscope $end
$scope module UUT1 $end
$var wire 1 % CLK $end
$var wire 1 & RX $end
$var reg 8 - ADDR [7:0] $end
$var reg 8 . ADDR_COMPARE [7:0] $end
$var reg 8 / DATA [7:0] $end
$var reg 1 # TX $end
$var reg 4 0 counter [3:0] $end
$upscope $end
$scope module UUT2 $end
$var wire 1 % CLK $end
$var wire 1 & RX $end
$var reg 8 1 ADDR [7:0] $end
$var reg 8 2 ADDR_COMPARE [7:0] $end
$var reg 8 3 DATA [7:0] $end
$var reg 1 " TX $end
$var reg 4 4 counter [3:0] $end
$upscope $end
$scope module UUT3 $end
$var wire 1 % CLK $end
$var wire 1 & RX $end
$var reg 8 5 ADDR [7:0] $end
$var reg 8 6 ADDR_COMPARE [7:0] $end
$var reg 8 7 DATA [7:0] $end
$var reg 1 ! TX $end
$var reg 4 8 counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 8
b1101100 7
b0 6
b101011 5
b0 4
b1000001 3
b0 2
b101010 1
b0 0
b111111 /
b0 .
b11011 -
b0 ,
b1011101 +
b0 *
b11010 )
b0 (
b11010 '
0&
0%
x$
x#
x"
x!
$end
#20
b1 ,
b1 0
b1 4
b1 8
1%
#30
1&
b1 (
#40
0%
#50
b10 8
b10 6
b10 4
b10 2
b10 0
b10 .
b10 ,
b10 *
1%
#60
0&
b10 (
#70
0%
#80
b11 ,
b11 0
b11 4
b11 8
1%
#90
1&
b11 (
#100
0%
#110
b100 8
b1010 6
b100 4
b1010 2
b100 0
b1010 .
b100 ,
b1010 *
1%
#120
b100 (
#130
0%
#140
b101 ,
b11010 *
b101 0
b11010 .
b101 4
b11010 2
b101 8
b11010 6
1%
#150
0&
b101 (
#160
0%
#170
b110 8
b110 4
b110 0
b110 ,
1%
#180
b110 (
#190
0%
#200
b111 ,
b111 0
b111 4
b111 8
1%
#210
b111 (
#220
0%
#230
b1000 8
b1000 4
b1000 0
b1000 ,
1%
#240
b0 (
#250
0%
#260
b1001 ,
1$
b1001 0
b1001 4
b1001 8
1%
#270
b1 (
#280
0%
#290
b1010 8
b1010 4
b1010 0
b1010 ,
0$
1%
#300
b10 (
#310
0%
#320
b1011 ,
1$
b1011 0
b1011 4
b1011 8
1%
#330
b11 (
#340
0%
#350
b1100 8
b1100 4
b1100 0
b1100 ,
1%
#360
b100 (
#370
0%
#380
b1101 ,
b1101 0
b1101 4
b1101 8
1%
#390
b101 (
#400
0%
#410
b1110 8
b1110 4
b1110 0
b1110 ,
0$
1%
#420
b110 (
#430
0%
#440
b1111 ,
1$
b1111 0
b1111 4
b1111 8
1%
#450
b111 (
#460
0%
#470
b0 8
b0 4
b0 0
b0 ,
0$
1%
#480
1&
b11011 '
b0 (
#490
0%
#500
b1 ,
b11011 *
b1 0
b11011 .
b1 4
b11011 2
b1 8
b11011 6
1%
#510
b1 (
#520
0%
#530
b10 8
b10 4
b10 0
b10 ,
1%
#540
0&
b10 (
#550
0%
#560
b11 ,
b11 0
b11 4
b11 8
1%
#570
1&
b11 (
#580
0%
#590
b100 8
b100 4
b100 0
b100 ,
1%
#600
b100 (
#610
0%
#620
b101 ,
b101 0
b101 4
b101 8
1%
#630
0&
b101 (
#640
0%
#650
b110 8
b110 4
b110 0
b110 ,
1%
#660
b110 (
#670
0%
#680
b111 ,
b111 0
b111 4
b111 8
1%
#690
b111 (
#700
0%
#710
b1000 8
b1000 4
b1000 0
b1000 ,
1%
#720
b0 (
#730
0%
#740
b1001 ,
b1001 0
1#
b1001 4
b1001 8
1%
#750
b1 (
#760
0%
#770
b1010 8
b1010 4
b1010 0
b1010 ,
1%
#780
b10 (
#790
0%
#800
b1011 ,
b1011 0
b1011 4
b1011 8
1%
#810
b11 (
#820
0%
#830
b1100 8
b1100 4
b1100 0
b1100 ,
1%
#840
b100 (
#850
0%
#860
b1101 ,
b1101 0
b1101 4
b1101 8
1%
#870
b101 (
#880
0%
#890
b1110 8
b1110 4
b1110 0
b1110 ,
1%
#900
b110 (
#910
0%
#920
b1111 ,
b1111 0
0#
b1111 4
b1111 8
1%
#930
b111 (
#940
0%
#950
b0 8
b0 4
b0 0
b0 ,
1%
#960
b101010 '
b0 (
#970
0%
#980
b1 ,
b11010 *
b1 0
b11010 .
b1 4
b11010 2
b1 8
b11010 6
1%
#990
1&
b1 (
#1000
0%
#1010
b10 8
b10 4
b10 0
b10 ,
1%
#1020
0&
b10 (
#1030
0%
#1040
b11 ,
b11 0
b11 4
b11 8
1%
#1050
1&
b11 (
#1060
0%
#1070
b100 8
b100 4
b100 0
b100 ,
1%
#1080
0&
b100 (
#1090
0%
#1100
b101 ,
b1010 *
b101 0
b1010 .
b101 4
b1010 2
b101 8
b1010 6
1%
#1110
1&
b101 (
#1120
0%
#1130
b110 8
b101010 6
b110 4
b101010 2
b110 0
b101010 .
b110 ,
b101010 *
1%
#1140
0&
b110 (
#1150
0%
#1160
b111 ,
b111 0
b111 4
b111 8
1%
#1170
b111 (
#1180
0%
#1190
b1000 8
b1000 4
b1000 0
b1000 ,
1%
#1200
b0 (
#1210
0%
#1220
b1001 ,
b1001 0
b1001 4
1"
b1001 8
1%
#1230
b1 (
#1240
0%
#1250
b1010 8
b1010 4
0"
b1010 0
b1010 ,
1%
#1260
b10 (
#1270
0%
#1280
b1011 ,
b1011 0
b1011 4
b1011 8
1%
#1290
b11 (
#1300
0%
#1310
b1100 8
b1100 4
b1100 0
b1100 ,
1%
#1320
b100 (
#1330
0%
#1340
b1101 ,
b1101 0
b1101 4
b1101 8
1%
#1350
b101 (
#1360
0%
#1370
b1110 8
b1110 4
b1110 0
b1110 ,
1%
#1380
b110 (
#1390
0%
#1400
b1111 ,
b1111 0
b1111 4
1"
b1111 8
1%
#1410
b111 (
#1420
0%
#1430
b0 8
b0 4
0"
b0 0
b0 ,
1%
#1440
1&
b101011 '
b0 (
#1450
0%
#1460
b1 ,
b101011 *
b1 0
b101011 .
b1 4
b101011 2
b1 8
b101011 6
1%
#1470
b1 (
#1480
0%
#1490
b10 8
b10 4
b10 0
b10 ,
1%
#1500
0&
b10 (
#1510
0%
#1520
b11 ,
b11 0
b11 4
b11 8
1%
#1530
1&
b11 (
#1540
0%
#1550
b100 8
b100 4
b100 0
b100 ,
1%
#1560
0&
b100 (
#1570
0%
#1580
b101 ,
b101 0
b101 4
b101 8
1%
#1590
1&
b101 (
#1600
0%
#1610
b110 8
b110 4
b110 0
b110 ,
1%
#1620
0&
b110 (
#1630
0%
#1640
b111 ,
b111 0
b111 4
b111 8
1%
#1650
b111 (
#1660
0%
#1670
b1000 8
b1000 4
b1000 0
b1000 ,
1%
#1680
b0 (
#1690
0%
#1700
b1001 ,
b1001 0
b1001 4
b1001 8
0!
1%
#1710
b1 (
#1720
0%
#1730
b1010 8
b1010 4
b1010 0
b1010 ,
1%
#1740
b10 (
#1750
0%
#1760
b1011 ,
b1011 0
b1011 4
b1011 8
1!
1%
#1770
b11 (
#1780
0%
#1790
b1100 8
b1100 4
b1100 0
b1100 ,
1%
#1800
b100 (
#1810
0%
#1820
b1101 ,
b1101 0
b1101 4
b1101 8
0!
1%
#1830
b101 (
#1840
0%
#1850
b1110 8
1!
b1110 4
b1110 0
b1110 ,
1%
#1860
b110 (
#1870
0%
#1880
b1111 ,
b1111 0
b1111 4
b1111 8
1%
#1890
b111 (
#1900
0%
#1910
b0 8
0!
b0 4
b0 0
b0 ,
1%
#1920
b1000 (
