// Seed: 2121379251
macromodule module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7
    , id_13,
    input wor id_8,
    output wor id_9,
    output wand id_10,
    input supply1 id_11
);
  id_14(
      .id_0(1), .id_1(id_8), .id_2(1'h0), .id_3(1'b0), .id_4(1'd0 - 1), .id_5(1)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    output wand id_7,
    input wire id_8
    , id_25,
    input wor id_9,
    input wire id_10,
    input tri0 id_11,
    input wire id_12,
    input tri0 id_13,
    output tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input wand id_18,
    input tri id_19,
    input tri0 id_20,
    input wire id_21,
    input wor id_22,
    output wor id_23
);
  assign id_3 = id_2;
  wire id_26;
  module_0(
      id_2, id_14, id_4, id_5, id_8, id_18, id_20, id_8, id_17, id_23, id_14, id_18
  );
  wire id_27;
  wire id_28;
endmodule
