<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_4fb9df67_A1011</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011')">rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod450.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod450.html#Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod450.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30340"  onclick="showContent('inst_tag_30340')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30340_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30340_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30340_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30344"  onclick="showContent('inst_tag_30344')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30344_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30344_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30344_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30349"  onclick="showContent('inst_tag_30349')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30349_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30349_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30349_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30355"  onclick="showContent('inst_tag_30355')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30355_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30355_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30355_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30330"  onclick="showContent('inst_tag_30330')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30330_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30330_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30330_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30331"  onclick="showContent('inst_tag_30331')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30331_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30331_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30331_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30333"  onclick="showContent('inst_tag_30333')">config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30333_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30333_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30333_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30335"  onclick="showContent('inst_tag_30335')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30335_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30335_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30335_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30336"  onclick="showContent('inst_tag_30336')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30336_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30336_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30336_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30339"  onclick="showContent('inst_tag_30339')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu7b4dfd69.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30339_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30339_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30339_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30341"  onclick="showContent('inst_tag_30341')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30341_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30341_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30341_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30345"  onclick="showContent('inst_tag_30345')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30345_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30345_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30345_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30350"  onclick="showContent('inst_tag_30350')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30350_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30350_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30350_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30353"  onclick="showContent('inst_tag_30353')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30353_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30353_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30353_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30354"  onclick="showContent('inst_tag_30354')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30354_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30354_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30354_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30356"  onclick="showContent('inst_tag_30356')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30356_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30356_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30356_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30332"  onclick="showContent('inst_tag_30332')">config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30332_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30332_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30332_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30334"  onclick="showContent('inst_tag_30334')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30334_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30334_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30334_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30342"  onclick="showContent('inst_tag_30342')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30342_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30342_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30342_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30347"  onclick="showContent('inst_tag_30347')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30347_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30347_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30347_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30358"  onclick="showContent('inst_tag_30358')">config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30358_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30358_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30358_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30337"  onclick="showContent('inst_tag_30337')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30337_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30337_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30337_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30338"  onclick="showContent('inst_tag_30338')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30338_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30338_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30338_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30343"  onclick="showContent('inst_tag_30343')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30343_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30343_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30343_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30346"  onclick="showContent('inst_tag_30346')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30346_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30346_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30346_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30348"  onclick="showContent('inst_tag_30348')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30348_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30348_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30348_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30357"  onclick="showContent('inst_tag_30357')">config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30357_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30357_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30357_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30359"  onclick="showContent('inst_tag_30359')">config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30359_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30359_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30359_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30351"  onclick="showContent('inst_tag_30351')">config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></td>
<td class="s9 cl rt"> 93.69</td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30351_Toggle" > 81.08</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_30352"  onclick="showContent('inst_tag_30352')">config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></td>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30352_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_30340'>
<hr>
<a name="inst_tag_30340"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_30340" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30340_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30340_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30340_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1508.html#inst_tag_98666" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30344'>
<hr>
<a name="inst_tag_30344"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_30344" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30344_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30344_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30344_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod399.html#inst_tag_29068" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30349'>
<hr>
<a name="inst_tag_30349"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30349" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30349_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30349_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30349_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2772.html#inst_tag_246221" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30355'>
<hr>
<a name="inst_tag_30355"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30355" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30355_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30355_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30355_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2824.html#inst_tag_253407" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30330'>
<hr>
<a name="inst_tag_30330"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30330" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30330_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30330_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30330_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.99</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.35</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2964.html#inst_tag_257811" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30331'>
<hr>
<a name="inst_tag_30331"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30331" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30331_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30331_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30331_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2181.html#inst_tag_189379" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30333'>
<hr>
<a name="inst_tag_30333"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30333" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30333_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30333_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30333_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod384.html#inst_tag_29039" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30335'>
<hr>
<a name="inst_tag_30335"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30335" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30335_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30335_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30335_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod717.html#inst_tag_37427" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30336'>
<hr>
<a name="inst_tag_30336"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30336" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30336_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30336_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30336_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod937.html#inst_tag_68025" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30339'>
<hr>
<a name="inst_tag_30339"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30339" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu7b4dfd69.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30339_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30339_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30339_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod445.html#inst_tag_30316" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30341'>
<hr>
<a name="inst_tag_30341"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_30341" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30341_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30341_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30341_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod827.html#inst_tag_46839" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30345'>
<hr>
<a name="inst_tag_30345"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_30345" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30345_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30345_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30345_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1146.html#inst_tag_74729" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30350'>
<hr>
<a name="inst_tag_30350"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30350" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30350_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30350_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30350_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.99</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.35</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod201.html#inst_tag_12282" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30353'>
<hr>
<a name="inst_tag_30353"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30353" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30353_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30353_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30353_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2921.html#inst_tag_255993" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30354'>
<hr>
<a name="inst_tag_30354"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30354" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30354_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30354_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30354_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1178.html#inst_tag_76125" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30356'>
<hr>
<a name="inst_tag_30356"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30356" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30356_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30356_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30356_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod236.html#inst_tag_12695" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30332'>
<hr>
<a name="inst_tag_30332"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30332" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30332_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30332_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30332_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.24</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.32</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1087.html#inst_tag_73552" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30334'>
<hr>
<a name="inst_tag_30334"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30334" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30334_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30334_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30334_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod663.html#inst_tag_33392" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30342'>
<hr>
<a name="inst_tag_30342"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30342" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30342_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30342_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30342_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.99</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.35</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod452.html#inst_tag_30361" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30347'>
<hr>
<a name="inst_tag_30347"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_30347" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30347_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30347_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30347_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1263.html#inst_tag_76927" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30358'>
<hr>
<a name="inst_tag_30358"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30358" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30358_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30358_Toggle" > 17.57</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30358_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.76</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1294.html#inst_tag_78931" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30337'>
<hr>
<a name="inst_tag_30337"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30337" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30337_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30337_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30337_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1346.html#inst_tag_79812" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30338'>
<hr>
<a name="inst_tag_30338"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30338" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30338_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30338_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30338_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod799.html#inst_tag_38859" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30343'>
<hr>
<a name="inst_tag_30343"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30343" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30343_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30343_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30343_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2702.html#inst_tag_233773" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30346'>
<hr>
<a name="inst_tag_30346"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30346" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30346_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30346_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30346_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod14.html#inst_tag_129" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30348'>
<hr>
<a name="inst_tag_30348"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_30348" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30348_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30348_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30348_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1302.html#inst_tag_78940" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30357'>
<hr>
<a name="inst_tag_30357"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30357" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30357_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30357_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30357_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod241.html#inst_tag_12700" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30359'>
<hr>
<a name="inst_tag_30359"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30359" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30359_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_30359_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_30359_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod378.html#inst_tag_28235" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30351'>
<hr>
<a name="inst_tag_30351"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30351" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.69</td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30351_Toggle" > 81.08</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.54</td>
<td class="s5 cl rt"> 56.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 40.65</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod9.html#inst_tag_27" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30352'>
<hr>
<a name="inst_tag_30352"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_30352" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_30352_Toggle" > 83.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod450.html#inst_tag_30352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.48</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 71.29</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2007.html#inst_tag_173444" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod450.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod450.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod450.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30340'>
<a name="inst_tag_30340_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30340" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30340_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30340" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30340_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30340" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30344'>
<a name="inst_tag_30344_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30344" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30344_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30344" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30344_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30344" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30349'>
<a name="inst_tag_30349_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30349" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30349_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30349" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30349_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30349" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30355'>
<a name="inst_tag_30355_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30355" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30355_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30355" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30355_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30355" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30330'>
<a name="inst_tag_30330_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30330" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30330_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30330" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30330_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30330" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30331'>
<a name="inst_tag_30331_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30331" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30331_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30331" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30331_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30331" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30333'>
<a name="inst_tag_30333_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30333" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30333_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30333" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30333_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30333" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30335'>
<a name="inst_tag_30335_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30335" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30335_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30335" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30335_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30335" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30336'>
<a name="inst_tag_30336_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30336" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30336_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30336" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30336_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30336" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uuc963f2f1.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30339'>
<a name="inst_tag_30339_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30339" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu7b4dfd69.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30339_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30339" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu7b4dfd69.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30339_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30339" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu7b4dfd69.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30341'>
<a name="inst_tag_30341_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30341" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30341_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30341" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30341_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30341" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30345'>
<a name="inst_tag_30345_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30345" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30345_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30345" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30345_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30345" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30350'>
<a name="inst_tag_30350_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30350" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30350_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30350" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30350_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30350" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30353'>
<a name="inst_tag_30353_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30353" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30353_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30353" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30353_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30353" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30354'>
<a name="inst_tag_30354_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30354" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30354_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30354" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30354_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30354" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30356'>
<a name="inst_tag_30356_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30356" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30356_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30356" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30356_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30356" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30332'>
<a name="inst_tag_30332_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30332" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30332_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30332" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30332_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30332" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30334'>
<a name="inst_tag_30334_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30334" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30334_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30334" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30334_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30334" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30342'>
<a name="inst_tag_30342_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30342" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30342_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30342" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30342_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30342" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30347'>
<a name="inst_tag_30347_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30347" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30347_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30347" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30347_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30347" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30358'>
<a name="inst_tag_30358_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30358" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30358_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30358" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">13</td>
<td class="rt">17.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30358_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30358" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30337'>
<a name="inst_tag_30337_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30337" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30337_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30337" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30337_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30337" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uuca2122f6.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30338'>
<a name="inst_tag_30338_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30338" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30338_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30338" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30338_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30338" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uu9b490396.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30343'>
<a name="inst_tag_30343_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30343" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30343_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30343" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30343_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30343" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30346'>
<a name="inst_tag_30346_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30346" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30346_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30346" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30346_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30346" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uu445471b5.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30348'>
<a name="inst_tag_30348_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30348" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30348_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30348" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30348_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30348" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30357'>
<a name="inst_tag_30357_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30357" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30357_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30357" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30357_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30357" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uube92b946.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30359'>
<a name="inst_tag_30359_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30359" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30359_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30359" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30359_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30359" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30351'>
<a name="inst_tag_30351_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30351" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30351_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30351" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">60</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">60</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30351_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30351" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30352'>
<a name="inst_tag_30352_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_30352" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2211</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2220</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2234</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2241</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2210                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2211       1/1          		if ( ! Sys_Clk_RstN )
2212       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2213       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2214                    	assign Sys_Pwr_Idle = ~ TxVld;
2215                    	assign Sys_Pwr_WakeUp = 1'b0;
2216                    	assign RxInt_Data = Rx_Data;
2217                    	assign CeVld = RxVld;
2218                    	assign Tx_Data = u_7c15;
2219                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2220       1/1          		if ( ! Sys_Clk_RstN )
2221       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2222       1/1          		else if ( CeVld &amp; RxRdy )
2223       1/1          			u_7c15 &lt;= #1.0 ( RxInt_Data );
                        MISSING_ELSE
2224                    	assign RxInt_Head = Rx_Head;
2225                    	assign Tx_Head = u_8549;
2226                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2227       1/1          		if ( ! Sys_Clk_RstN )
2228       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2229       1/1          		else if ( CeVld &amp; RxRdy )
2230       1/1          			u_8549 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
2231                    	assign RxInt_Tail = Rx_Tail;
2232                    	assign Tx_Tail = u_79a6;
2233                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2234       1/1          		if ( ! Sys_Clk_RstN )
2235       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2236       1/1          		else if ( CeVld &amp; RxRdy )
2237       1/1          			u_79a6 &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
2238                    	// synopsys translate_off
2239                    	// synthesis translate_off
2240                    	always @( posedge Sys_Clk )
2241       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2242       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2243       <font color = "grey">unreachable  </font>				dontStop = 0;
2244       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2245       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2246       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2247       <font color = "grey">unreachable  </font>					$stop;
2248                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2249                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_30352_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_30352" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_30352_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_30352" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2220</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2234</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2211       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2212       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2213       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2220       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2221       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2222       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2223       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2227       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2228       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2229       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2230       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2234       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2235       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2236       		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
2237       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30330">
    <li>
      <a href="#inst_tag_30330_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30330_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30330_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30331">
    <li>
      <a href="#inst_tag_30331_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30331_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30331_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30332">
    <li>
      <a href="#inst_tag_30332_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30332_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30332_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30333">
    <li>
      <a href="#inst_tag_30333_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30333_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30333_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30334">
    <li>
      <a href="#inst_tag_30334_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30334_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30334_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30335">
    <li>
      <a href="#inst_tag_30335_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30335_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30335_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30336">
    <li>
      <a href="#inst_tag_30336_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30336_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30336_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30337">
    <li>
      <a href="#inst_tag_30337_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30337_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30337_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30338">
    <li>
      <a href="#inst_tag_30338_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30338_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30338_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30339">
    <li>
      <a href="#inst_tag_30339_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30339_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30339_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30340">
    <li>
      <a href="#inst_tag_30340_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30340_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30340_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30341">
    <li>
      <a href="#inst_tag_30341_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30341_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30341_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30342">
    <li>
      <a href="#inst_tag_30342_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30342_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30342_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30343">
    <li>
      <a href="#inst_tag_30343_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30343_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30343_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30344">
    <li>
      <a href="#inst_tag_30344_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30344_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30344_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30345">
    <li>
      <a href="#inst_tag_30345_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30345_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30345_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30346">
    <li>
      <a href="#inst_tag_30346_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30346_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30346_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30347">
    <li>
      <a href="#inst_tag_30347_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30347_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30347_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30348">
    <li>
      <a href="#inst_tag_30348_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30348_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30348_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30349">
    <li>
      <a href="#inst_tag_30349_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30349_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30349_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30350">
    <li>
      <a href="#inst_tag_30350_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30350_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30350_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30351">
    <li>
      <a href="#inst_tag_30351_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30351_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30351_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30352">
    <li>
      <a href="#inst_tag_30352_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30352_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30352_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30353">
    <li>
      <a href="#inst_tag_30353_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30353_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30353_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30354">
    <li>
      <a href="#inst_tag_30354_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30354_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30354_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30355">
    <li>
      <a href="#inst_tag_30355_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30355_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30355_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30356">
    <li>
      <a href="#inst_tag_30356_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30356_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30356_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30357">
    <li>
      <a href="#inst_tag_30357_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30357_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30357_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30358">
    <li>
      <a href="#inst_tag_30358_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30358_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30358_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_30359">
    <li>
      <a href="#inst_tag_30359_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30359_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_30359_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
