<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='396' type='void llvm::SIScheduleBlockScheduler::addLiveRegs(std::set&lt;unsigned int&gt; &amp; Regs)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1509' u='c' c='_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1690' ll='1698' type='void llvm::SIScheduleBlockScheduler::addLiveRegs(std::set&lt;unsigned int&gt; &amp; Regs)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1727' u='c' c='_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1688'>// Tracking of currently alive registers to determine VGPR Usage.</doc>
