{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751578839813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751578839813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  3 18:40:39 2025 " "Processing started: Thu Jul  3 18:40:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751578839813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578839813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578839813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751578839901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751578839901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751578844056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844056 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller.v(85) " "Verilog HDL Expression warning at controller.v(85): truncated literal to match 12 bits" {  } { { "controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1751578844057 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller.v(91) " "Verilog HDL Expression warning at controller.v(91): truncated literal to match 12 bits" {  } { { "controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1751578844057 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller.v(102) " "Verilog HDL Expression warning at controller.v(102): truncated literal to match 12 bits" {  } { { "controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1751578844057 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller.v(108) " "Verilog HDL Expression warning at controller.v(108): truncated literal to match 12 bits" {  } { { "controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1751578844057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_reader " "Found entity 1: controller_reader" {  } { { "controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751578844057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "output_files/top.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/output_files/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751578844057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller_top.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751578844058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file led_on_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_on_pulse " "Found entity 1: led_on_pulse" {  } { { "led_on_pulse.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/led_on_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751578844058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751578844085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_reader controller_reader:inst " "Elaborating entity \"controller_reader\" for hierarchy \"controller_reader:inst\"" {  } { { "output_files/top.bdf" "inst" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/output_files/top.bdf" { { 56 456 696 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751578844086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "output_files/top.bdf" "inst1" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/output_files/top.bdf" { { 360 464 736 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751578844087 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR controller_top.v(6) " "Output port \"LEDR\" at controller_top.v(6) has no driver" {  } { { "controller_top.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751578844087 "|top|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer controller:inst1\|button_debouncer:debounce_blocks\[0\].db " "Elaborating entity \"button_debouncer\" for hierarchy \"controller:inst1\|button_debouncer:debounce_blocks\[0\].db\"" {  } { { "controller_top.v" "debounce_blocks\[0\].db" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751578844087 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "debouncer.v(20) " "Verilog HDL Conditional Statement error at debouncer.v(20): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 20 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751578844088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(43) " "Verilog HDL assignment warning at debouncer.v(43): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751578844088 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state debouncer.v(19) " "Verilog HDL Always Construct warning at debouncer.v(19): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751578844088 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter debouncer.v(19) " "Verilog HDL Always Construct warning at debouncer.v(19): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751578844088 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] debouncer.v(19) " "Inferred latch for \"counter\[0\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844088 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] debouncer.v(19) " "Inferred latch for \"counter\[1\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844088 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] debouncer.v(19) " "Inferred latch for \"counter\[2\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] debouncer.v(19) " "Inferred latch for \"counter\[3\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] debouncer.v(19) " "Inferred latch for \"counter\[4\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] debouncer.v(19) " "Inferred latch for \"counter\[5\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] debouncer.v(19) " "Inferred latch for \"counter\[6\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] debouncer.v(19) " "Inferred latch for \"counter\[7\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] debouncer.v(19) " "Inferred latch for \"counter\[8\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] debouncer.v(19) " "Inferred latch for \"counter\[9\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] debouncer.v(19) " "Inferred latch for \"counter\[10\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] debouncer.v(19) " "Inferred latch for \"counter\[11\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] debouncer.v(19) " "Inferred latch for \"counter\[12\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] debouncer.v(19) " "Inferred latch for \"counter\[13\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] debouncer.v(19) " "Inferred latch for \"counter\[14\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] debouncer.v(19) " "Inferred latch for \"counter\[15\]\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.S_WAIT_RELEASE debouncer.v(19) " "Inferred latch for \"state.S_WAIT_RELEASE\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.S_PULSE debouncer.v(19) " "Inferred latch for \"state.S_PULSE\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.S_COUNT debouncer.v(19) " "Inferred latch for \"state.S_COUNT\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.S_IDLE debouncer.v(19) " "Inferred latch for \"state.S_IDLE\" at debouncer.v(19)" {  } { { "debouncer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/debouncer.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844089 "|top|controller:inst1|button_debouncer:debounce_blocks[0].db"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controller:inst1\|button_debouncer:debounce_blocks\[0\].db " "Can't elaborate user hierarchy \"controller:inst1\|button_debouncer:debounce_blocks\[0\].db\"" {  } { { "controller_top.v" "debounce_blocks\[0\].db" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/controller/controller_top.v" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751578844090 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751578844112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  3 18:40:44 2025 " "Processing ended: Thu Jul  3 18:40:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751578844112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751578844112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751578844112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751578844112 ""}
