Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\bridge_4.ip --block-symbol-file --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\bridge_4 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\bridge_4.ip --synthesis=VERILOG --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\bridge_4 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: bridge_4: "Transforming system: bridge_4"
Info: bridge_4: "Naming system components in system: bridge_4"
Info: bridge_4: "Processing generation queue"
Info: bridge_4: "Generating: bridge_4"
Info: bridge_4: "Generating: bridge_4_altera_avalon_mm_bridge_181_osihcfi"
Info: bridge_4: Done "bridge_4" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
