<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — nm stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (16)
<br/><span class="tag"><a href="sub.html">sub</a></span> (11)
<br/><span class="tag"><a href="technolog.html">technolog</a></span> (10)
<br/><span class="tag"><a href="challeng.html">challeng</a></span> (10)
<br/><span class="tag"><a href="cmos.html">cmos</a></span> (10)
</div>
<h2><span class="ttl">Stem</span> nm$ (<a href="../words.html">all stems</a>)</h2>
<h3>49 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-BadrTG.html">DAC-2015-BadrTG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias (<abbr title="Yasmine Badr">YB</abbr>, <abbr title="Andres Torres">AT</abbr>, <abbr title="Puneet Gupta">PG</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-PanLYXL.html">DAC-2015-PanLYXL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Pushing multiple patterning in sub-10nm: are we ready? (<abbr title="David Z. Pan">DZP</abbr>, <abbr title="Lars Liebmann">LL</abbr>, <abbr title="Bei Yu">BY</abbr>, <abbr title="Xiaoqing Xu">XX</abbr>, <abbr title="Yibo Lin">YL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GoudVRR.html">DATE-2015-GoudVRR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Asymmetric underlapped FinFET based robust SRAM design at 7nm node (<abbr title="A. Arun Goud">AAG</abbr>, <abbr title="Rangharajan Venkatesan">RV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 659–664.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SalivaCHFABBA.html">DATE-2015-SalivaCHFABBA</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Digital circuits reliability with in-situ monitors in 28nm fully depleted SOI (<abbr title="M. Saliva">MS</abbr>, <abbr title="F. Cacho">FC</abbr>, <abbr title="V. Huard">VH</abbr>, <abbr title="X. Federspiel">XF</abbr>, <abbr title="D. Angot">DA</abbr>, <abbr title="A. Benhassain">AB</abbr>, <abbr title="A. Bravaix">AB</abbr>, <abbr title="L. Anghel">LA</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SchaffnerGSB.html">DATE-2015-SchaffnerGSB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>DRAM or no-DRAM?: exploring linear solver architectures for image domain warping in 28 nm CMOS (<abbr title="Michael Schaffner">MS</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Aljoscha Smolic">AS</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 707–712.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SharmaGR.html">DATE-2015-SharmaGR</a></dt><dd>Sub-10 nm FinFETs and Tunnel-FETs: from devices to systems (<abbr title="Ankit Sharma">AS</abbr>, <abbr title="A. Arun Goud">AAG</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1443–1448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BhargavaM.html">DATE-2014-BhargavaM</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient reliable PUF-based cryptographic key generator in 65nm CMOS (<abbr title="Mudit Bhargava">MB</abbr>, <abbr title="Ken Mai">KM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DuW.html">DATE-2014-DuW</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Optimization of standard cell based detailed placement for 16 nm FinFET process (<abbr title="Yuelin Du">YD</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BeerGCCZ.html">DATE-2013-BeerGCCZ</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Metastability challenges for 65nm and beyond: simulation and measurements (<abbr title="Salomon Beer">SB</abbr>, <abbr title="Ran Ginosar">RG</abbr>, <abbr title="Jerome Cox">JC</abbr>, <abbr title="Tom Chaney">TC</abbr>, <abbr title="David M. Zar">DMZ</abbr>), pp. 1297–1302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JoshiLBBG.html">DATE-2013-JoshiLBBG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits (<abbr title="Smriti Joshi">SJ</abbr>, <abbr title="Anne Lombardot">AL</abbr>, <abbr title="Marc Belleville">MB</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Stéphane Girard">SG</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ParkQPC.html">DATE-2013-ParkQPC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS (<abbr title="Sunghyun Park">SP</abbr>, <abbr title="Masood Qazi">MQ</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Anantha P. Chandrakasan">APC</abbr>), pp. 1637–1642.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RethyDSDG.html">DATE-2013-RethyDSDG</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A low-power and low-voltage BBPLL-based sensor interface in 130nm CMOS for wireless sensor networks (<abbr title="Jelle Van Rethy">JVR</abbr>, <abbr title="Hans Danneels">HD</abbr>, <abbr title="Valentijn De Smedt">VDS</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1431–1435.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-Orlin.html">STOC-2013-Orlin</a></dt><dd>Max flows in O(nm) time, or better (<abbr title="James B. Orlin">JBO</abbr>), pp. 765–774.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-0002ZW.html">DAC-2012-0002ZW</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span></dt><dd>Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology (<abbr title="Qiang Ma">QM</abbr>, <abbr title="Hongbo Zhang">HZ</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ParkKCDCP.html">DAC-2012-ParkKCDCP</a> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI (<abbr title="Sunghyun Park">SP</abbr>, <abbr title="Tushar Krishna">TK</abbr>, <abbr title="Chia-Hsin Owen Chen">CHOC</abbr>, <abbr title="Bhavya K. Daya">BKD</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 398–405.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SinhaYCCC.html">DAC-2012-SinhaYCCC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Exploring sub-20nm FinFET design with predictive technology models (<abbr title="Saurabh Sinha">SS</abbr>, <abbr title="Greg Yeric">GY</abbr>, <abbr title="Vikas Chandra">VC</abbr>, <abbr title="Brian Cline">BC</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-FanKGSH.html">DATE-2012-FanKGSH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Exploring pausible clocking based GALS design for 40-nm system integration (<abbr title="Xin Fan">XF</abbr>, <abbr title="Milos Krstic">MK</abbr>, <abbr title="Eckhard Grass">EG</abbr>, <abbr title="Birgit Sanders">BS</abbr>, <abbr title="Christoph Heer">CH</abbr>), pp. 1118–1121.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-Hu.html">DAC-2011-Hu</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/why.html" title="why">#why</a></span></dt><dd>New sub-20nm transistors: why and how (<abbr title="Chenming Hu">CH</abbr>), pp. 460–463.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-KrishnamurthyMS.html">DAC-2011-KrishnamurthyMS</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>High-performance energy-efficient encryption in the sub-45nm CMOS Era (<abbr title="Ram Krishnamurthy">RK</abbr>, <abbr title="Sanu Mathew">SM</abbr>, <abbr title="Farhana Sheikh">FS</abbr>), p. 332.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-Singh.html">DAC-2011-Singh</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Lithography at 14nm and beyond: choices and challenges (<abbr title="Vivek Singh">VS</abbr>), p. 459.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-Warnock.html">DAC-2011-Warnock</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Circuit design challenges at the 14nm technology node (<abbr title="James D. Warnock">JDW</abbr>), pp. 464–467.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ZhouJBHS.html">DAC-2011-ZhouJBHS</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library (<abbr title="Jun Zhou">JZ</abbr>, <abbr title="Senthil Jayapal">SJ</abbr>, <abbr title="Ben Busze">BB</abbr>, <abbr title="Li Huang">LH</abbr>, <abbr title="Jan Stuyt">JS</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChironiDBCI.html">DATE-2010-ChironiDBCI</a></dt><dd>A compact digital amplitude modulator in 90nm CMOS (<abbr title="Vincenzo Chironi">VC</abbr>, <abbr title="Björn Debaillie">BD</abbr>, <abbr title="Andrea Baschirotto">AB</abbr>, <abbr title="Jan Craninckx">JC</abbr>, <abbr title="Mark Ingels">MI</abbr>), pp. 702–705.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Anderson.html">DAC-2009-Anderson</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/risk%20management.html" title="risk management">#risk management</a></span></dt><dd>Beyond innovation: dealing with the risks and complexity of processor design in 22nm (<abbr title="Carl J. Anderson">CJA</abbr>), p. 103.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Borkar.html">DAC-2009-Borkar</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design perspectives on 22nm CMOS and beyond (<abbr title="Shekhar Borkar">SB</abbr>), pp. 93–94.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Kuhn.html">DAC-2009-Kuhn</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CMOS scaling beyond 32nm: challenges and opportunities (<abbr title="Kelin J. Kuhn">KJK</abbr>), pp. 310–313.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-RoyKG.html">DAC-2009-RoyKG</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Device/circuit interactions at 22nm technology node (<abbr title="Kaushik Roy">KR</abbr>, <abbr title="Jaydeep P. Kulkarni">JPK</abbr>, <abbr title="Sumeet Kumar Gupta">SKG</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-StrojwasJRP.html">DAC-2009-StrojwasJRP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Creating an affordable 22nm node using design-lithography co-optimization (<abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Tejas Jhaveri">TJ</abbr>, <abbr title="Vyacheslav Rovner">VR</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 95–96.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BonnaudS.html">DATE-2009-BonnaudS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Cross-coupling in 65nm fully integrated EDGE System On Chip Design and cross-coupling prevention of complex 65nm SoC (<abbr title="Pierre-Henri Bonnaud">PHB</abbr>, <abbr title="Grit Sommer">GS</abbr>), pp. 1045–1050.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KellerTK.html">DAC-2008-KellerTK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Challenges in gate level modeling for delay and SI at 65nm and below (<abbr title="Igor Keller">IK</abbr>, <abbr title="King Ho Tam">KHT</abbr>, <abbr title="Vinod Kariat">VK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MaestroR.html">DAC-2008-MaestroR</a></dt><dd>Study of the effects of MBUs on the reliability of a 150 nm SRAM device (<abbr title="Juan Antonio Maestro">JAM</abbr>, <abbr title="Pedro Reviriego">PR</abbr>), pp. 930–935.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Brand.html">DATE-2008-Brand</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Design Flows for Multi-Core x86 Microprocessors in 45 and 32nm Technologies under Productivity Considerations (<abbr title="Hans-Jürgen Brand">HJB</abbr>), pp. 938–939.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-TurnoyWALWKH.html">DATE-2008-TurnoyWALWKH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Panel Session — Caution Ahead: The Road to Design and Manufacturing at 32 and 22 nm (<abbr title="S. Turnoy">ST</abbr>, <abbr title="Peter Wintermayr">PW</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="J. Tracy Weed">JTW</abbr>, <abbr title="V. Kiefer">VK</abbr>, <abbr title="J. Hartmann">JH</abbr>), p. 510.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RastogiCK.html">DAC-2007-RastogiCK</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method (<abbr title="Ashesh Rastogi">AR</abbr>, <abbr title="Wei Chen">WC</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Kahng.html">DATE-2007-Kahng</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design challenges at 65nm and beyond (<abbr title="Andrew B. Kahng">ABK</abbr>), pp. 1466–1467.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NeyGLPVB.html">DATE-2007-NeyGLPVB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Slow write driver faults in 65nm SRAM technology: analysis and March test solution (<abbr title="Alexandre Ney">AN</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-McPherson.html">DAC-2006-McPherson</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Reliability challenges for 45nm and beyond (<abbr title="J. W. McPherson">JWM</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-SwahnH.html">DAC-2006-SwahnH</a></dt><dd>Gate sizing: finFETs vs 32nm bulk MOSFETs (<abbr title="Brian Swahn">BS</abbr>, <abbr title="Soha Hassoun">SH</abbr>), pp. 528–531.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-DililloGPVB.html">DAC-2005-DililloGPVB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 µm and 90 nm technologies (<abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>), pp. 857–862.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-MitraKSZ.html">DAC-2005-MitraKSZ</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Logic soft errors in sub-65nm technologies design and CAD challenges (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Norbert Seifert">NS</abbr>, <abbr title="Ming Zhang">MZ</abbr>), pp. 2–4.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-RoyannezMDWSBBCSDSPRK.html">DAC-2005-RoyannezMDWSBBCSDSPRK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A design platform for 90-nm leakage reduction techniques (<abbr title="Philippe Royannez">PR</abbr>, <abbr title="Hugh Mair">HM</abbr>, <abbr title="Franck Dahan">FD</abbr>, <abbr title="Mike Wagner">MW</abbr>, <abbr title="Mark Streeter">MS</abbr>, <abbr title="Laurent Bouetel">LB</abbr>, <abbr title="Joel Blasquez">JB</abbr>, <abbr title="H. Clasen">HC</abbr>, <abbr title="G. Semino">GS</abbr>, <abbr title="Julie Dong">JD</abbr>, <abbr title="D. Scott">DS</abbr>, <abbr title="B. Pitts">BP</abbr>, <abbr title="Claudine Raibaut">CR</abbr>, <abbr title="Uming Ko">UK</abbr>), pp. 549–550.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DattaBMBR.html">DATE-2005-DattaBMBR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies (<abbr title="Animesh Datta">AD</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 926–931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GielenDCDJMV.html">DATE-2005-GielenDCDJMV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Phillip Christie">PC</abbr>, <abbr title="Dieter Draxelmayr">DD</abbr>, <abbr title="Edmond Janssens">EJ</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-RosselloCBKS.html">DATE-2005-RosselloCBKS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Vicens Canals">VC</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Spirakis.html">DATE-v1-2004-Spirakis</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Opportunities and Challenges in Building Silicon Products in 65nm and Beyond (<abbr title="Greg Spirakis">GS</abbr>), pp. 2–3.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Hillman04.html">DATE-2005-Hillman04</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Mobilize Power Management IP for Dynamic &amp; Static Power Reduction in SoC at 130 nm (<abbr title="Dan Hillman">DH</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GrundmannGK.html">DATE-2003-GrundmannGK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Circuit and Platform Design Challenges in Technologies beyond 90nm (<abbr title="Bill Grundmann">BG</abbr>, <abbr title="Rajesh Galivanche">RG</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 10044–10049.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-NagamochiI.html">STOC-1996-NagamochiI</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Deterministic Õ(nm) Time Edge-Splitting in Undirected Graphs (<abbr title="Hiroshi Nagamochi">HN</abbr>, <abbr title="Toshihide Ibaraki">TI</abbr>), pp. 64–73.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1990-CheriyanHM.html">ICALP-1990-CheriyanHM</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Can A Maximum Flow be Computed on o(nm) Time? (<abbr title="Joseph Cheriyan">JC</abbr>, <abbr title="Torben Hagerup">TH</abbr>, <abbr title="Kurt Mehlhorn">KM</abbr>), pp. 235–248.</dd> <div class="pagevis" style="width:13px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>