Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/satvik/Software_installs/Xilinx/Vivado/2020.3/bin/unwrapped/lnx64.o/xelab -wto c55e586de0744ab98f810ca226f8e8df --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot tb_binary_adder_behav xil_defaultlib.tb_binary_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.tb_binary_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_binary_adder_behav
