{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 00:30:14 2021 " "Info: Processing started: Tue Oct 19 00:30:14 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off step8 -c step8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off step8 -c step8 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register cnt\[0\] cnt\[3\] 422.12 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 422.12 MHz between source register \"cnt\[0\]\" and destination register \"cnt\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.972 ns + Longest register register " "Info: + Longest register to register delay is 1.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LC_X2_Y2_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N4; Fanout = 5; REG Node = 'cnt\[0\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "" { cnt[0] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.366 ns) 0.941 ns add~78 2 COMB LC_X1_Y2_N6 1 " "Info: 2: + IC(0.575 ns) + CELL(0.366 ns) = 0.941 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; COMB Node = 'add~78'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "0.941 ns" { cnt[0] add~78 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.705 ns) 1.972 ns cnt\[3\] 3 REG LC_X1_Y2_N4 2 " "Info: 3: + IC(0.326 ns) + CELL(0.705 ns) = 1.972 ns; Loc. = LC_X1_Y2_N4; Fanout = 2; REG Node = 'cnt\[3\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "1.031 ns" { add~78 cnt[3] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns 54.31 % " "Info: Total cell delay = 1.071 ns ( 54.31 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.901 ns 45.69 % " "Info: Total interconnect delay = 0.901 ns ( 45.69 % )" {  } {  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "1.972 ns" { cnt[0] add~78 cnt[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.972 ns" { cnt[0] add~78 cnt[3] } { 0.000ns 0.575ns 0.326ns } { 0.000ns 0.366ns 0.705ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.942 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "" { clk } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.542 ns) 2.942 ns cnt\[3\] 2 REG LC_X1_Y2_N4 2 " "Info: 2: + IC(1.675 ns) + CELL(0.542 ns) = 2.942 ns; Loc. = LC_X1_Y2_N4; Fanout = 2; REG Node = 'cnt\[3\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.217 ns" { clk cnt[3] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.07 % " "Info: Total cell delay = 1.267 ns ( 43.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns 56.93 % " "Info: Total interconnect delay = 1.675 ns ( 56.93 % )" {  } {  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[3] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.942 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "" { clk } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.542 ns) 2.942 ns cnt\[0\] 2 REG LC_X2_Y2_N4 5 " "Info: 2: + IC(1.675 ns) + CELL(0.542 ns) = 2.942 ns; Loc. = LC_X2_Y2_N4; Fanout = 5; REG Node = 'cnt\[0\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.217 ns" { clk cnt[0] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.07 % " "Info: Total cell delay = 1.267 ns ( 43.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns 56.93 % " "Info: Total interconnect delay = 1.675 ns ( 56.93 % )" {  } {  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[0] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[3] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } } { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[0] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "1.972 ns" { cnt[0] add~78 cnt[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.972 ns" { cnt[0] add~78 cnt[3] } { 0.000ns 0.575ns 0.326ns } { 0.000ns 0.366ns 0.705ns } } } { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[3] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } } { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[0] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "" { cnt[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { cnt[3] } {  } {  } } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[2\] cnt\[2\] 6.624 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[2\]\" through register \"cnt\[2\]\" is 6.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.942 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "" { clk } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.542 ns) 2.942 ns cnt\[2\] 2 REG LC_X1_Y2_N5 3 " "Info: 2: + IC(1.675 ns) + CELL(0.542 ns) = 2.942 ns; Loc. = LC_X1_Y2_N5; Fanout = 3; REG Node = 'cnt\[2\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.217 ns" { clk cnt[2] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.07 % " "Info: Total cell delay = 1.267 ns ( 43.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns 56.93 % " "Info: Total interconnect delay = 1.675 ns ( 56.93 % )" {  } {  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[2] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.526 ns + Longest register pin " "Info: + Longest register to pin delay is 3.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[2\] 1 REG LC_X1_Y2_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y2_N5; Fanout = 3; REG Node = 'cnt\[2\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "" { cnt[2] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(2.376 ns) 3.526 ns q\[2\] 2 PIN PIN_U19 0 " "Info: 2: + IC(1.150 ns) + CELL(2.376 ns) = 3.526 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'q\[2\]'" {  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "3.526 ns" { cnt[2] q[2] } "NODE_NAME" } "" } } { "step8.vhd" "" { Text "C:/labs/microelectronics/lab5/step8/step8.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns 67.39 % " "Info: Total cell delay = 2.376 ns ( 67.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns 32.61 % " "Info: Total interconnect delay = 1.150 ns ( 32.61 % )" {  } {  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "3.526 ns" { cnt[2] q[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.526 ns" { cnt[2] q[2] } { 0.000ns 1.150ns } { 0.000ns 2.376ns } } }  } 0}  } { { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "2.942 ns" { clk cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.942 ns" { clk clk~out0 cnt[2] } { 0.000ns 0.000ns 1.675ns } { 0.000ns 0.725ns 0.542ns } } } { "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" "" { Report "C:/labs/microelectronics/lab5/step8/db/step8_cmp.qrpt" Compiler "step8" "UNKNOWN" "V1" "C:/labs/microelectronics/lab5/step8/db/step8.quartus_db" { Floorplan "C:/labs/microelectronics/lab5/step8/" "" "3.526 ns" { cnt[2] q[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.526 ns" { cnt[2] q[2] } { 0.000ns 1.150ns } { 0.000ns 2.376ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 00:30:14 2021 " "Info: Processing ended: Tue Oct 19 00:30:14 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
