Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr  6 16:57:29 2023
| Host         : HALALSUCCESOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.881    -2416.383                    298                 1977        0.057        0.000                      0                 1977        4.020        0.000                       0                  1086  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -14.881    -2416.383                    298                 1977        0.057        0.000                      0                 1977        4.020        0.000                       0                  1086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          298  Failing Endpoints,  Worst Slack      -14.881ns,  Total Violation    -2416.383ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.881ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.799ns  (logic 21.327ns (85.998%)  route 3.472ns (14.002%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=8 LUT2=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.781     3.075    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/Q
                         net (fo=1, routed)           0.402     3.933    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/q[12]_repN_alias
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     7.784 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.786    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.499 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.501    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.214 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.216    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.734 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=2, routed)           0.819    13.554    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X102Y97        LUT2 (Prop_lut2_I1_O)        0.124    13.678 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1_n_0
    SLICE_X102Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.191 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.191    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           0.803    15.213    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.235 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.950 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.952    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.667    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.185 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=2, routed)           0.837    25.022    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[13]
    SLICE_X102Y110       LUT2 (Prop_lut2_I1_O)        0.124    25.146 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.679 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.679    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.796 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.796    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.913 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.913    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.030 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.030    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X102Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.345 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           0.599    26.943    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[31]
    SLICE_X103Y114       LUT2 (Prop_lut2_I1_O)        0.307    27.250 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.250    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.651 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.651    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.874 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    27.874    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[32]
    SLICE_X103Y115       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.777    12.956    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y115       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/C
                         clock pessimism              0.129    13.085    
                         clock uncertainty           -0.154    12.931    
    SLICE_X103Y115       FDRE (Setup_fdre_C_D)        0.062    12.993    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -27.874    
  -------------------------------------------------------------------
                         slack                                -14.881    

Slack (VIOLATED) :        -14.874ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.793ns  (logic 21.321ns (85.995%)  route 3.472ns (14.005%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=8 LUT2=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.781     3.075    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/Q
                         net (fo=1, routed)           0.402     3.933    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/q[12]_repN_alias
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     7.784 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.786    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.499 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.501    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.214 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.216    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.734 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=2, routed)           0.819    13.554    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X102Y97        LUT2 (Prop_lut2_I1_O)        0.124    13.678 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1_n_0
    SLICE_X102Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.191 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.191    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           0.803    15.213    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.235 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.950 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.952    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.667    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.185 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=2, routed)           0.837    25.022    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[13]
    SLICE_X102Y110       LUT2 (Prop_lut2_I1_O)        0.124    25.146 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.679 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.679    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.796 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.796    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.913 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.913    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.228 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.599    26.826    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[27]
    SLICE_X103Y113       LUT2 (Prop_lut2_I1_O)        0.307    27.133 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.133    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1_n_0
    SLICE_X103Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.534    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X103Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.868 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    27.868    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[29]
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.778    12.957    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X103Y114       FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -27.868    
  -------------------------------------------------------------------
                         slack                                -14.874    

Slack (VIOLATED) :        -14.860ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.783ns  (logic 20.456ns (82.541%)  route 4.327ns (17.459%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=8 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.774     3.068    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y68        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.456     3.524 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/Q
                         net (fo=3, routed)           0.590     4.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     7.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.395 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.397    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.915 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.066    13.982    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X100Y80        LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.639 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           1.630    16.488    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[16]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    20.695 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.697    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.412    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.125 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.127    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.645 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.028    26.673    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X93Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.058 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.058    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X93Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.172 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.172    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X93Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.286 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.286    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.400 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.400    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.514 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.514    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X93Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.628 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.628    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X93Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.851 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    27.851    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[32]
    SLICE_X93Y114        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.775    12.954    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X93Y114        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2/C
                         clock pessimism              0.129    13.083    
                         clock uncertainty           -0.154    12.929    
    SLICE_X93Y114        FDRE (Setup_fdre_C_D)        0.062    12.991    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -27.851    
  -------------------------------------------------------------------
                         slack                                -14.860    

Slack (VIOLATED) :        -14.857ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.780ns  (logic 20.453ns (82.539%)  route 4.327ns (17.461%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=8 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.774     3.068    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y68        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.456     3.524 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/Q
                         net (fo=3, routed)           0.590     4.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     7.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.395 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.397    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.915 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.066    13.982    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X100Y80        LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.639 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           1.630    16.488    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[16]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    20.695 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.697    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.412    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.125 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.127    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.645 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.028    26.673    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X93Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.058 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.058    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X93Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.172 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.172    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X93Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.286 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.286    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.400 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.400    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.514 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.514    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X93Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.848 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    27.848    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[29]
    SLICE_X93Y113        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.775    12.954    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X93Y113        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2/C
                         clock pessimism              0.129    13.083    
                         clock uncertainty           -0.154    12.929    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)        0.062    12.991    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -27.848    
  -------------------------------------------------------------------
                         slack                                -14.857    

Slack (VIOLATED) :        -14.853ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.772ns  (logic 21.300ns (85.983%)  route 3.472ns (14.017%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=8 LUT2=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.781     3.075    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/Q
                         net (fo=1, routed)           0.402     3.933    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/q[12]_repN_alias
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     7.784 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.786    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.499 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.501    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.214 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.216    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.734 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=2, routed)           0.819    13.554    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X102Y97        LUT2 (Prop_lut2_I1_O)        0.124    13.678 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1_n_0
    SLICE_X102Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.191 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.191    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           0.803    15.213    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.235 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.950 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.952    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.667    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.185 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=2, routed)           0.837    25.022    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[13]
    SLICE_X102Y110       LUT2 (Prop_lut2_I1_O)        0.124    25.146 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.679 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.679    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.796 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.796    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.913 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.913    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.228 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.599    26.826    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[27]
    SLICE_X103Y113       LUT2 (Prop_lut2_I1_O)        0.307    27.133 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.133    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1_n_0
    SLICE_X103Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.534    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X103Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.847 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    27.847    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[31]
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.778    12.957    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X103Y114       FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -27.847    
  -------------------------------------------------------------------
                         slack                                -14.853    

Slack (VIOLATED) :        -14.836ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.759ns  (logic 20.432ns (82.524%)  route 4.327ns (17.476%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=8 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.774     3.068    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y68        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.456     3.524 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/Q
                         net (fo=3, routed)           0.590     4.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     7.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.395 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.397    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.915 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.066    13.982    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X100Y80        LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.639 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           1.630    16.488    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[16]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    20.695 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.697    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.412    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.125 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.127    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.645 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.028    26.673    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X93Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.058 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.058    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X93Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.172 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.172    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X93Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.286 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.286    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.400 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.400    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.514 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.514    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X93Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.827 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    27.827    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[31]
    SLICE_X93Y113        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.775    12.954    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X93Y113        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
                         clock pessimism              0.129    13.083    
                         clock uncertainty           -0.154    12.929    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)        0.062    12.991    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -27.827    
  -------------------------------------------------------------------
                         slack                                -14.836    

Slack (VIOLATED) :        -14.779ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.698ns  (logic 21.226ns (85.941%)  route 3.472ns (14.059%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=8 LUT2=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.781     3.075    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/Q
                         net (fo=1, routed)           0.402     3.933    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/q[12]_repN_alias
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     7.784 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.786    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.499 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.501    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.214 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.216    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.734 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=2, routed)           0.819    13.554    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X102Y97        LUT2 (Prop_lut2_I1_O)        0.124    13.678 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1_n_0
    SLICE_X102Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.191 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.191    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           0.803    15.213    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.235 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.950 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.952    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.667    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.185 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=2, routed)           0.837    25.022    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[13]
    SLICE_X102Y110       LUT2 (Prop_lut2_I1_O)        0.124    25.146 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.679 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.679    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.796 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.796    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.913 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.913    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.228 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.599    26.826    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[27]
    SLICE_X103Y113       LUT2 (Prop_lut2_I1_O)        0.307    27.133 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.133    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1_n_0
    SLICE_X103Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.534    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X103Y114       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.773 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    27.773    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[30]
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.778    12.957    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X103Y114       FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -27.773    
  -------------------------------------------------------------------
                         slack                                -14.779    

Slack (VIOLATED) :        -14.763ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.682ns  (logic 21.210ns (85.932%)  route 3.472ns (14.068%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=8 LUT2=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.781     3.075    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/Q
                         net (fo=1, routed)           0.402     3.933    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/q[12]_repN_alias
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     7.784 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.786    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.499 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.501    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.214 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.216    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.734 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=2, routed)           0.819    13.554    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X102Y97        LUT2 (Prop_lut2_I1_O)        0.124    13.678 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1_n_0
    SLICE_X102Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.191 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.191    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           0.803    15.213    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.235 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.950 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.952    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.667    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.185 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=2, routed)           0.837    25.022    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[13]
    SLICE_X102Y110       LUT2 (Prop_lut2_I1_O)        0.124    25.146 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.679 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.679    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.796 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.796    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.913 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.913    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.228 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.599    26.826    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[27]
    SLICE_X103Y113       LUT2 (Prop_lut2_I1_O)        0.307    27.133 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.133    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_i_1_n_0
    SLICE_X103Y113       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.534    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X103Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.757 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    27.757    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[28]
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.778    12.957    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y114       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X103Y114       FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -27.757    
  -------------------------------------------------------------------
                         slack                                -14.763    

Slack (VIOLATED) :        -14.762ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.685ns  (logic 20.358ns (82.472%)  route 4.327ns (17.528%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=8 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.774     3.068    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y68        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.456     3.524 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/k1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/Q
                         net (fo=3, routed)           0.590     4.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     7.965 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.680 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.682    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.395 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.397    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.915 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=1, routed)           1.066    13.982    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[13]
    SLICE_X100Y80        LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.639 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           1.630    16.488    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[16]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    20.695 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.697    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.412    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.125 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.127    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.645 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[1]
                         net (fo=2, routed)           1.028    26.673    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[11]
    SLICE_X93Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.058 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.058    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X93Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.172 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.172    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X93Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.286 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.286    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.400 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.400    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X93Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.514 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.514    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X93Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.753 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    27.753    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[30]
    SLICE_X93Y113        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.775    12.954    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X93Y113        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/C
                         clock pessimism              0.129    13.083    
                         clock uncertainty           -0.154    12.929    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)        0.062    12.991    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -27.753    
  -------------------------------------------------------------------
                         slack                                -14.762    

Slack (VIOLATED) :        -14.757ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.676ns  (logic 21.204ns (85.929%)  route 3.472ns (14.071%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=8 LUT2=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.781     3.075    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y87        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.456     3.531 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/m1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2_replica/Q
                         net (fo=1, routed)           0.402     3.933    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/q[12]_repN_alias
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     7.784 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.786    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.499 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.501    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.214 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.216    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.734 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[2]
                         net (fo=2, routed)           0.819    13.554    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X102Y97        LUT2 (Prop_lut2_I1_O)        0.124    13.678 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1/O
                         net (fo=1, routed)           0.000    13.678    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_i_1_n_0
    SLICE_X102Y97        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.191 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.191    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.410 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=4, routed)           0.803    15.213    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    19.235 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.950 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.952    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.667    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X4Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    24.185 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[3]
                         net (fo=2, routed)           0.837    25.022    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[13]
    SLICE_X102Y110       LUT2 (Prop_lut2_I1_O)        0.124    25.146 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor_i_1_n_0
    SLICE_X102Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.679 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.679    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X102Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.796 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.796    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X102Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.111 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.599    26.709    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[23]
    SLICE_X103Y112       LUT2 (Prop_lut2_I1_O)        0.307    27.016 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.016    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X103Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.417 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.417    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X103Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.751 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives3/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    27.751    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[25]
    SLICE_X103Y113       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        1.778    12.957    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X103Y113       FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X103Y113       FDRE (Setup_fdre_C_D)        0.062    12.994    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -27.751    
  -------------------------------------------------------------------
                         slack                                -14.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.556     0.892    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X37Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.134     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.019%)  route 0.185ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.185     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.556     0.892    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X39Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X38Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.556     0.892    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X37Y96         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.168     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.556     0.892    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X37Y93         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.154     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.054     1.172    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X34Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.217 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.217    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X34Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.121     1.111    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.219     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.174    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1086, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.977    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.075     1.052    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y86    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y87    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_awaddr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_awaddr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



