 library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Maquina_Estados is
	port(
		vel, clk, sent : in std_logic;
		
		gnd : out std_logic_vector(3 downto 0);
		seg7 : out std_logic_vector(6 downto 0));
end Maquina_Estados;

architecture func of Maquina_Estados is
	
	signal ciclos : integer := 25000000;
	signal clk_1sec : std_logic;
begin

	component div_frec
		port(
			clk1: in  std_logic;
			Nciclos: in	integer;			
			
			f: out std_logic);
	end component;
	
	begin

	frec : div_frec port map(clk,ciclos,clk_1sec);
	