Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Mar 23 20:23:53 2024
| Host         : LAPTOP-UPJBM0EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DUT_Exp_timing_summary_routed.rpt -pb DUT_Exp_timing_summary_routed.pb -rpx DUT_Exp_timing_summary_routed.rpx -warn_on_violation
| Design       : DUT_Exp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     4           
PDRC-190   Warning   Suboptimally placed synchronized register chain  10          
TIMING-18  Warning   Missing input or output delay                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.772        0.000                      0                 4586        0.058        0.000                      0                 4570        3.000        0.000                       0                  2281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
i_clk                                                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM                                                                             {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM                                                                             {0.000 40.000}     80.000          12.500          
  clkfbout_MMCM                                                                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.218        0.000                      0                  928        0.109        0.000                      0                  928       15.250        0.000                       0                   483  
i_clk                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_MMCM                                                                                   4.021        0.000                      0                   18        0.241        0.000                      0                   18        4.500        0.000                       0                    20  
  clk_out2_MMCM                                                                                  69.525        0.000                      0                 3401        0.058        0.000                      0                 3401       38.750        0.000                       0                  1774  
  clkfbout_MMCM                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       78.573        0.000                      0                    8                                                                        
clk_out2_MMCM                                                                               clk_out1_MMCM                                                                                     3.772        0.000                      0                   33        0.265        0.000                      0                   33  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_MMCM                                                                                    31.666        0.000                      0                    8                                                                        
clk_out1_MMCM                                                                               clk_out2_MMCM                                                                                     3.994        0.000                      0                   15        0.165        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_MMCM                                                                               clk_out2_MMCM                                                                                    77.187        0.000                      0                  105        0.319        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.870        0.000                      0                  100        0.347        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out2_MMCM                                                                               clk_out2_MMCM                                                                               
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_MMCM                                                                               
(none)                                                                                      clk_out2_MMCM                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out2_MMCM                                                                                                                                                                           
(none)                                                                                      clkfbout_MMCM                                                                                                                                                                           
(none)                                                                                                                                                                                  clk_out1_MMCM                                                                               
(none)                                                                                                                                                                                  clk_out2_MMCM                                                                               
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 2.145ns (31.820%)  route 4.596ns (68.180%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.798     9.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X3Y39          LUT3 (Prop_lut3_I1_O)        0.331    10.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y39          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.029    36.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.415    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 26.218    

Slack (MET) :             26.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.145ns (31.829%)  route 4.594ns (68.171%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.796     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X3Y39          LUT3 (Prop_lut3_I1_O)        0.331    10.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y39          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.031    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 26.222    

Slack (MET) :             26.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 1.909ns (28.335%)  route 4.828ns (71.665%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.384     9.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     9.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667    10.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124    10.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.339    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.031    36.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.427    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 26.233    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.145ns (33.191%)  route 4.318ns (66.809%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.519     9.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.331     9.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.339    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.031    36.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.427    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 2.145ns (33.192%)  route 4.317ns (66.808%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.519     9.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.331     9.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.339    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.031    36.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.427    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 2.145ns (33.388%)  route 4.280ns (66.612%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.481     9.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.331     9.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.339    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.032    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.428    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 26.547    

Slack (MET) :             26.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.145ns (33.504%)  route 4.257ns (66.496%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.459     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.331     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.339    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.029    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 26.566    

Slack (MET) :             26.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 2.145ns (34.220%)  route 4.123ns (65.780%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.021     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.153     9.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.325     9.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I2_O)        0.331     9.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.364    36.456    
                         clock uncertainty           -0.035    36.421    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.077    36.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.498    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                 26.773    

Slack (MET) :             27.286ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.909ns (33.593%)  route 3.774ns (66.407%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.632     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     3.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.818     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.323     6.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.960     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.348     7.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.842     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.154     9.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.339    36.431    
                         clock uncertainty           -0.035    36.396    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.029    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 27.286    

Slack (MET) :             27.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 0.732ns (14.291%)  route 4.390ns (85.709%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.615     3.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.252     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.124     6.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          1.146     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.152     7.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.993     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X33Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.413    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 27.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/Q
                         net (fo=1, routed)           0.056     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[2]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1/O
                         net (fo=1, routed)           0.000     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1_n_0
    SLICE_X12Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/C
                         clock pessimism             -0.366     1.289    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.120     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.376     1.267    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.075     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.377     1.267    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.075     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X13Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.377     1.272    
    SLICE_X13Y33         FDPE (Hold_fdpe_C_D)         0.075     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X13Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.377     1.271    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.075     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.377     1.267    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.071     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.376     1.267    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.071     1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.380     1.302    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.071     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141     1.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.112     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X14Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.363     1.277    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X11Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.377     1.268    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.078     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 3.077ns (52.532%)  route 2.780ns (47.468%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921     1.408    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299     1.707 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000     1.707    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.257 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.257    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.824     3.415    FIR_SIN_INST/mult_int[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.303     3.718 r  FIR_SIN_INST/acc_int[9]_i_3/O
                         net (fo=1, routed)           0.000     3.718    FIR_SIN_INST/acc_int[9]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.116 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.116    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.450 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.450    FIR_SIN_INST/acc_int_reg[13]_i_1_n_6
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 2.982ns (51.749%)  route 2.780ns (48.251%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921     1.408    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299     1.707 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000     1.707    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.257 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.257    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.824     3.415    FIR_SIN_INST/mult_int[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.303     3.718 r  FIR_SIN_INST/acc_int[9]_i_3/O
                         net (fo=1, routed)           0.000     3.718    FIR_SIN_INST/acc_int[9]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.116 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.116    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.355 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.355    FIR_SIN_INST/acc_int_reg[13]_i_1_n_5
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 2.966ns (51.615%)  route 2.780ns (48.385%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921     1.408    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299     1.707 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000     1.707    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.257 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.257    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.824     3.415    FIR_SIN_INST/mult_int[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.303     3.718 r  FIR_SIN_INST/acc_int[9]_i_3/O
                         net (fo=1, routed)           0.000     3.718    FIR_SIN_INST/acc_int[9]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.116 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.116    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.339 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.339    FIR_SIN_INST/acc_int_reg[13]_i_1_n_7
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.928ns (51.892%)  route 2.714ns (48.108%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.200    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.503 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.503    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.901 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.901    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.235 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.235    FIR_SIN_INST/acc_int_reg[9]_i_1_n_6
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.907ns (51.713%)  route 2.714ns (48.287%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.200    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.503 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.503    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.901 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.901    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.214 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.214    FIR_SIN_INST/acc_int_reg[9]_i_1_n_4
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.833ns (51.069%)  route 2.714ns (48.931%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.200    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.503 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.503    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.901 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.901    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.140 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.140    FIR_SIN_INST/acc_int_reg[9]_i_1_n_5
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.817ns (50.927%)  route 2.714ns (49.073%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.200    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.503 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.503    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.901 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.901    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.124 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.124    FIR_SIN_INST/acc_int_reg[9]_i_1_n_7
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C
                         clock pessimism              0.626     8.483    
                         clock uncertainty           -0.074     8.409    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.471    FIR_SIN_INST/acc_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.720ns (50.856%)  route 2.628ns (49.144%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.356 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.646     3.002    FIR_SIN_INST/mult_int[6]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.299     3.301 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     3.301    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.941 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.941    FIR_SIN_INST/acc_int_reg[5]_i_1_n_4
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453     7.858    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.062     8.472    FIR_SIN_INST/acc_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.660ns (50.299%)  route 2.628ns (49.701%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.356 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.646     3.002    FIR_SIN_INST/mult_int[6]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.299     3.301 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     3.301    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.881 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.881    FIR_SIN_INST/acc_int_reg[5]_i_1_n_5
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453     7.858    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.062     8.472    FIR_SIN_INST/acc_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 2.307ns (46.744%)  route 2.628ns (53.256%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    -1.408    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    -0.890 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035     0.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     0.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000     0.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     0.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.356 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.646     3.002    FIR_SIN_INST/mult_int[6]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.299     3.301 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     3.301    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.528 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.528    FIR_SIN_INST/acc_int_reg[5]_i_1_n_6
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453     7.858    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.062     8.472    FIR_SIN_INST/acc_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  4.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.691%)  route 0.081ns (23.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[13]/Q
                         net (fo=5, routed)           0.081    -0.453    FIR_SIN_INST/acc_int_reg[13]
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.329 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.329    FIR_SIN_INST/acc_int_reg[13]_i_1_n_6
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.237    -0.674    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105    -0.569    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.691%)  route 0.081ns (23.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.081    -0.452    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.328 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.328    FIR_SIN_INST/acc_int_reg[1]_i_1_n_6
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C
                         clock pessimism              0.237    -0.673    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105    -0.568    FIR_SIN_INST/acc_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (78.087%)  route 0.081ns (21.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[14]/Q
                         net (fo=4, routed)           0.081    -0.453    FIR_SIN_INST/acc_int_reg[14]
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.307 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.307    FIR_SIN_INST/acc_int_reg[13]_i_1_n_5
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.237    -0.674    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105    -0.569    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.308ns (79.271%)  route 0.081ns (20.729%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[12]/Q
                         net (fo=4, routed)           0.081    -0.453    FIR_SIN_INST/acc_int_reg[12]
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.340 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.340    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.286 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.286    FIR_SIN_INST/acc_int_reg[13]_i_1_n_7
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.253    -0.658    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105    -0.553    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.298ns (78.723%)  route 0.081ns (21.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.081    -0.452    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157    -0.295 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    FIR_SIN_INST/acc_int_reg[1]_i_1_n_5
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/C
                         clock pessimism              0.237    -0.673    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105    -0.568    FIR_SIN_INST/acc_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.318ns (79.791%)  route 0.081ns (20.209%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.081    -0.452    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.275 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.275    FIR_SIN_INST/acc_int_reg[1]_i_1_n_4
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C
                         clock pessimism              0.237    -0.673    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105    -0.568    FIR_SIN_INST/acc_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.356ns (81.550%)  route 0.081ns (18.450%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.081    -0.452    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.291 r  FIR_SIN_INST/acc_int_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.291    FIR_SIN_INST/acc_int_reg[1]_i_1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.237 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    FIR_SIN_INST/acc_int_reg[5]_i_1_n_7
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/C
                         clock pessimism              0.253    -0.657    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.105    -0.552    FIR_SIN_INST/acc_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.195%)  route 0.172ns (40.805%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[8]/Q
                         net (fo=3, routed)           0.172    -0.360    FIR_SIN_INST/acc_int_reg[8]
    SLICE_X9Y6           LUT2 (Prop_lut2_I1_O)        0.045    -0.315 r  FIR_SIN_INST/acc_int[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.315    FIR_SIN_INST/acc_int[5]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.252 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    FIR_SIN_INST/acc_int_reg[5]_i_1_n_4
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
                         clock pessimism              0.237    -0.673    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.105    -0.568    FIR_SIN_INST/acc_int_reg[8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.144%)  route 0.170ns (39.856%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[9]/Q
                         net (fo=3, routed)           0.170    -0.363    FIR_SIN_INST/acc_int_reg[9]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.045    -0.318 r  FIR_SIN_INST/acc_int[9]_i_5/O
                         net (fo=1, routed)           0.000    -0.318    FIR_SIN_INST/acc_int[9]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.248 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    FIR_SIN_INST/acc_int_reg[9]_i_1_n_7
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C
                         clock pessimism              0.237    -0.674    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.105    -0.569    FIR_SIN_INST/acc_int_reg[9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/cmptr_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.249ns (54.929%)  route 0.204ns (45.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.597    -0.644    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.148    -0.496 r  FIR_SIN_INST/cmptr_int_reg[2]/Q
                         net (fo=23, routed)          0.204    -0.292    FIR_SIN_INST/cmptr_int[2]
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.101    -0.191 r  FIR_SIN_INST/cmptr_int[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    FIR_SIN_INST/plusOp[2]
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/C
                         clock pessimism              0.236    -0.644    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.131    -0.513    FIR_SIN_INST/cmptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_INST/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   MMCM_INST/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y5       FIR_SIN_INST/acc_int_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y5       FIR_SIN_INST/acc_int_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7       FIR_SIN_INST/acc_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8       FIR_SIN_INST/acc_int_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       69.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.525ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 1.090ns (10.518%)  route 9.273ns (89.482%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 77.846 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.374     8.745    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.869 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[10]_i_1/O
                         net (fo=1, routed)           0.000     8.869    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[10]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.441    77.846    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X31Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism              0.626    78.472    
                         clock uncertainty           -0.106    78.366    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029    78.395    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                         78.395    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 69.525    

Slack (MET) :             70.001ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.889ns  (logic 1.090ns (11.022%)  route 8.799ns (88.978%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 77.846 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.900     8.272    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=1, routed)           0.000     8.396    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.441    77.846    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X31Y16         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.626    78.472    
                         clock uncertainty           -0.106    78.366    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.031    78.397    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         78.397    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 70.001    

Slack (MET) :             70.022ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.871ns  (logic 1.090ns (11.043%)  route 8.781ns (88.957%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.881     8.253    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.377 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1/O
                         net (fo=1, routed)           0.000     8.377    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.031    78.399    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                         78.399    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                 70.022    

Slack (MET) :             70.053ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 1.090ns (11.082%)  route 8.746ns (88.918%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 77.847 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.847     8.218    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000     8.342    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[13]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.442    77.847    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X32Y15         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.626    78.473    
                         clock uncertainty           -0.106    78.367    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)        0.029    78.396    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         78.396    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 70.053    

Slack (MET) :             70.160ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 1.090ns (11.148%)  route 8.687ns (88.852%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 77.847 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.788     8.160    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.284 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     8.284    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.442    77.847    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X34Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.626    78.473    
                         clock uncertainty           -0.106    78.367    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.077    78.444    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         78.444    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 70.160    

Slack (MET) :             70.305ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 1.090ns (11.369%)  route 8.497ns (88.631%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 77.850 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     7.969    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.093 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_1/O
                         net (fo=1, routed)           0.000     8.093    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_1_n_0
    SLICE_X29Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.445    77.850    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X29Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.626    78.476    
                         clock uncertainty           -0.106    78.370    
    SLICE_X29Y13         FDRE (Setup_fdre_C_D)        0.029    78.399    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         78.399    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 70.305    

Slack (MET) :             70.318ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 1.090ns (11.382%)  route 8.486ns (88.618%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 77.852 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.587     7.959    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_1/O
                         net (fo=1, routed)           0.000     8.083    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_1_n_0
    SLICE_X29Y11         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.447    77.852    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X29Y11         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.626    78.478    
                         clock uncertainty           -0.106    78.372    
    SLICE_X29Y11         FDRE (Setup_fdre_C_D)        0.029    78.401    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         78.401    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                 70.318    

Slack (MET) :             70.379ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 1.090ns (11.460%)  route 8.421ns (88.540%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.522     7.894    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.018 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[12]_i_1/O
                         net (fo=1, routed)           0.000     8.018    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[12]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.443    77.848    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y14         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.029    78.397    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         78.397    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 70.379    

Slack (MET) :             70.457ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 1.090ns (11.551%)  route 8.346ns (88.449%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 77.851 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.447     7.819    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.943 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     7.943    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_1_n_0
    SLICE_X29Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.446    77.851    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X29Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.626    78.477    
                         clock uncertainty           -0.106    78.371    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.029    78.400    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         78.400    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                 70.457    

Slack (MET) :             70.460ns  (required time - arrival time)
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 1.090ns (11.552%)  route 8.345ns (88.448%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 77.851 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.494ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.554    -1.494    ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y22          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.419    -1.075 f  ILA_INST/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=155, routed)         4.031     2.956    ILA_INST/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.255 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3/O
                         net (fo=8, routed)           1.927     5.182    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.306 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.941     6.248    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.372 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.446     7.818    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.942 r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[8]_i_1/O
                         net (fo=1, routed)           0.000     7.942    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[8]_i_1_n_0
    SLICE_X29Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.446    77.851    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X29Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.626    78.477    
                         clock uncertainty           -0.106    78.371    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.031    78.402    ILA_INST/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         78.402    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                 70.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y7           FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.108    -0.402    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.879    -0.868    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.616    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.461    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.555    -0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X30Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.822    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.254    -0.672    
    SLICE_X30Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.422%)  route 0.110ns (42.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y7           FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.148    -0.526 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.110    -0.416    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.879    -0.868    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.616    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.102    -0.514    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Mux_INST/BUS_SORTIE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.313%)  route 0.185ns (56.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X11Y8          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  Mux_INST/BUS_SORTIE_reg[4]/Q
                         net (fo=3, routed)           0.185    -0.349    ILA_INST/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X8Y7           SRL16E                                       r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.837    -0.911    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y7           SRL16E                                       r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.273    -0.638    
    SLICE_X8Y7           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.455    ILA_INST/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.967%)  route 0.185ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y7          FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=1, routed)           0.185    -0.325    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[18]
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.879    -0.868    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.596    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155    -0.441    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.705%)  route 0.166ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y7           FDRE                                         r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  ILA_INST/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.166    -0.344    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.879    -0.868    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.616    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.461    ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.555    -0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X30Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.822    -0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y28         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.254    -0.672    
    SLICE_X30Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ILA_INST/inst/ila_core_inst/trace_data_ack_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.569    -0.672    ILA_INST/inst/ila_core_inst/s_dclk
    SLICE_X13Y2          FDRE                                         r  ILA_INST/inst/ila_core_inst/trace_data_ack_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.531 f  ILA_INST/inst/ila_core_inst/trace_data_ack_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.466    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/ACK_I
    SLICE_X12Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.421 r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.421    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[2]
    SLICE_X12Y2          FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.839    -0.909    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X12Y2          FDRE                                         r  ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/C
                         clock pessimism              0.250    -0.659    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.121    -0.538    ILA_INST/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.560    -0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.827    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.240    -0.681    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.076    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.556    -0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X11Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.823    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.240    -0.685    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.076    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { MMCM_INST/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y1      ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y1      ILA_INST/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   MMCM_INST/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y7       FIR_COS_INST/add_int_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y6       FIR_COS_INST/add_int_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y5       FIR_COS_INST/add_int_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y4       FIR_COS_INST/add_int_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y3       FIR_COS_INST/add_int_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y2       FIR_COS_INST/add_int_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         80.000      77.846     DSP48_X0Y1       FIR_COS_INST/add_int_reg[6]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y29     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   MMCM_INST/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       78.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.332ns  (logic 0.518ns (38.900%)  route 0.814ns (61.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.814     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                 78.573    

Slack (MET) :             78.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.054ns  (logic 0.478ns (45.368%)  route 0.576ns (54.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.576     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y27         FDCE (Setup_fdce_C_D)       -0.266    79.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.734    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 78.680    

Slack (MET) :             78.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.944ns  (logic 0.478ns (50.618%)  route 0.466ns (49.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.270    79.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.730    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 78.786    

Slack (MET) :             78.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.955%)  route 0.585ns (53.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y27         FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 78.804    

Slack (MET) :             78.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.440%)  route 0.594ns (56.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)       -0.047    79.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 78.903    

Slack (MET) :             78.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.633%)  route 0.589ns (56.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.589     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X34Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y30         FDCE (Setup_fdce_C_D)       -0.047    79.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 78.908    

Slack (MET) :             78.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.857%)  route 0.457ns (52.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)       -0.215    79.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.785    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 78.909    

Slack (MET) :             79.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.302%)  route 0.451ns (49.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)       -0.045    79.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.955    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 79.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 3.072ns (53.190%)  route 2.704ns (46.810%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921     1.327    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299     1.626 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000     1.626    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.176 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.176    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.510 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.824     3.334    FIR_SIN_INST/mult_int[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.303     3.637 r  FIR_SIN_INST/acc_int[9]_i_3/O
                         net (fo=1, routed)           0.000     3.637    FIR_SIN_INST/acc_int[9]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.035 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.035    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.369 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.369    FIR_SIN_INST/acc_int_reg[13]_i_1_n_6
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 2.977ns (52.407%)  route 2.704ns (47.593%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921     1.327    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299     1.626 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000     1.626    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.176 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.176    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.510 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.824     3.334    FIR_SIN_INST/mult_int[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.303     3.637 r  FIR_SIN_INST/acc_int[9]_i_3/O
                         net (fo=1, routed)           0.000     3.637    FIR_SIN_INST/acc_int[9]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.035 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.035    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.274 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.274    FIR_SIN_INST/acc_int_reg[13]_i_1_n_5
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.961ns (52.272%)  route 2.704ns (47.728%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921     1.327    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299     1.626 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000     1.626    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.176 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.176    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.510 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.824     3.334    FIR_SIN_INST/mult_int[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.303     3.637 r  FIR_SIN_INST/acc_int[9]_i_3/O
                         net (fo=1, routed)           0.000     3.637    FIR_SIN_INST/acc_int[9]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.035 r  FIR_SIN_INST/acc_int_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.035    FIR_SIN_INST/acc_int_reg[9]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.258 r  FIR_SIN_INST/acc_int_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.258    FIR_SIN_INST/acc_int_reg[13]_i_1_n_7
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.923ns (52.566%)  route 2.638ns (47.434%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.119    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.422 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.422    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.820 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.820    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.154 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.154    FIR_SIN_INST/acc_int_reg[9]_i_1_n_6
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.902ns (52.386%)  route 2.638ns (47.614%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.119    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.422 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.422    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.820 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.820    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.133 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.133    FIR_SIN_INST/acc_int_reg[9]_i_1_n_4
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.828ns (51.741%)  route 2.638ns (48.259%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.119    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.422 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.422    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.820 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.820    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.059 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.059    FIR_SIN_INST/acc_int_reg[9]_i_1_n_5
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.812ns (51.600%)  route 2.638ns (48.400%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 7.857 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.387 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.732     3.119    FIR_SIN_INST/mult_int[7]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.303     3.422 r  FIR_SIN_INST/acc_int[5]_i_4/O
                         net (fo=1, routed)           0.000     3.422    FIR_SIN_INST/acc_int[5]_i_4_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.820 r  FIR_SIN_INST/acc_int_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.820    FIR_SIN_INST/acc_int_reg[5]_i_1_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.043 r  FIR_SIN_INST/acc_int_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.043    FIR_SIN_INST/acc_int_reg[9]_i_1_n_7
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452     7.857    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C
                         clock pessimism              0.448     8.305    
                         clock uncertainty           -0.226     8.079    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.062     8.141    FIR_SIN_INST/acc_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.715ns (51.551%)  route 2.552ns (48.449%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.646     2.921    FIR_SIN_INST/mult_int[6]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.299     3.220 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     3.220    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.860 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.860    FIR_SIN_INST/acc_int_reg[5]_i_1_n_4
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453     7.858    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
                         clock pessimism              0.448     8.306    
                         clock uncertainty           -0.226     8.080    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.062     8.142    FIR_SIN_INST/acc_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.655ns (50.993%)  route 2.552ns (49.007%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.646     2.921    FIR_SIN_INST/mult_int[6]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.299     3.220 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     3.220    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.800 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.800    FIR_SIN_INST/acc_int_reg[5]_i_1_n_5
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453     7.858    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
                         clock pessimism              0.448     8.306    
                         clock uncertainty           -0.226     8.080    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.062     8.142    FIR_SIN_INST/acc_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/sin_int_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.302ns (47.429%)  route 2.552ns (52.571%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.641    -1.407    FIR_SIN_INST/i_clk_slow
    SLICE_X2Y2           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.889 r  FIR_SIN_INST/sin_int_reg[1][4]/Q
                         net (fo=2, routed)           0.959     0.070    FIR_SIN_INST/sin_int_reg[1][4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     0.194 r  FIR_SIN_INST/acc_int[1]_i_21/O
                         net (fo=1, routed)           0.000     0.194    FIR_SIN_INST/acc_int[1]_i_21_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     0.406 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947     1.353    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299     1.652 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000     1.652    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.053 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.275 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.646     2.921    FIR_SIN_INST/mult_int[6]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.299     3.220 r  FIR_SIN_INST/acc_int[5]_i_5/O
                         net (fo=1, routed)           0.000     3.220    FIR_SIN_INST/acc_int[5]_i_5_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.447 r  FIR_SIN_INST/acc_int_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.447    FIR_SIN_INST/acc_int_reg[5]_i_1_n_6
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524     4.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     6.314    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.405 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453     7.858    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C
                         clock pessimism              0.448     8.306    
                         clock uncertainty           -0.226     8.080    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.062     8.142    FIR_SIN_INST/acc_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  4.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/sin_int_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.301ns (33.590%)  route 0.595ns (66.410%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.595    -0.646    FIR_SIN_INST/i_clk_slow
    SLICE_X5Y5           FDRE                                         r  FIR_SIN_INST/sin_int_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  FIR_SIN_INST/sin_int_reg[4][0]/Q
                         net (fo=2, routed)           0.168    -0.337    FIR_SIN_INST/sin_int_reg[4][0]
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  FIR_SIN_INST/o_sin_f[4]_i_6/O
                         net (fo=4, routed)           0.427     0.135    FIR_SIN_INST/o_sin_f[4]_i_6_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  FIR_SIN_INST/acc_int[1]_i_6/O
                         net (fo=1, routed)           0.000     0.180    FIR_SIN_INST/acc_int[1]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.250 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.250    FIR_SIN_INST/acc_int_reg[1]_i_1_n_7
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
                         clock pessimism              0.563    -0.347    
                         clock uncertainty            0.226    -0.120    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105    -0.015    FIR_SIN_INST/acc_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.247ns (29.727%)  route 0.584ns (70.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.274     0.158    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C
                         clock pessimism              0.563    -0.348    
                         clock uncertainty            0.226    -0.121    
    SLICE_X9Y8           FDRE (Hold_fdre_C_R)        -0.018    -0.139    FIR_SIN_INST/acc_int_reg[13]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.247ns (29.727%)  route 0.584ns (70.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.274     0.158    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
                         clock pessimism              0.563    -0.348    
                         clock uncertainty            0.226    -0.121    
    SLICE_X9Y8           FDRE (Hold_fdre_C_R)        -0.018    -0.139    FIR_SIN_INST/acc_int_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.247ns (29.727%)  route 0.584ns (70.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.274     0.158    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
                         clock pessimism              0.563    -0.348    
                         clock uncertainty            0.226    -0.121    
    SLICE_X9Y8           FDRE (Hold_fdre_C_R)        -0.018    -0.139    FIR_SIN_INST/acc_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/cmptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.247ns (27.736%)  route 0.644ns (72.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.333     0.217    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/C
                         clock pessimism              0.563    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)         0.009    -0.081    FIR_SIN_INST/cmptr_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/cmptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.247ns (27.736%)  route 0.644ns (72.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.333     0.217    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
                         clock pessimism              0.563    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)         0.009    -0.081    FIR_SIN_INST/cmptr_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/cmptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.247ns (27.736%)  route 0.644ns (72.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.333     0.217    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/C
                         clock pessimism              0.563    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X2Y4           FDRE (Hold_fdre_C_R)         0.009    -0.081    FIR_SIN_INST/cmptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/sin_int_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.337ns (36.155%)  route 0.595ns (63.845%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.595    -0.646    FIR_SIN_INST/i_clk_slow
    SLICE_X5Y5           FDRE                                         r  FIR_SIN_INST/sin_int_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  FIR_SIN_INST/sin_int_reg[4][0]/Q
                         net (fo=2, routed)           0.168    -0.337    FIR_SIN_INST/sin_int_reg[4][0]
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  FIR_SIN_INST/o_sin_f[4]_i_6/O
                         net (fo=4, routed)           0.427     0.135    FIR_SIN_INST/o_sin_f[4]_i_6_n_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  FIR_SIN_INST/acc_int[1]_i_6/O
                         net (fo=1, routed)           0.000     0.180    FIR_SIN_INST/acc_int[1]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.286 r  FIR_SIN_INST/acc_int_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.286    FIR_SIN_INST/acc_int_reg[1]_i_1_n_6
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C
                         clock pessimism              0.563    -0.347    
                         clock uncertainty            0.226    -0.120    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105    -0.015    FIR_SIN_INST/acc_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.247ns (29.504%)  route 0.590ns (70.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.280     0.164    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
                         clock pessimism              0.563    -0.347    
                         clock uncertainty            0.226    -0.120    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.138    FIR_SIN_INST/acc_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Mux_INST/o_sin_fen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FIR_SIN_INST/acc_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.247ns (29.504%)  route 0.590ns (70.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/o_sin_fen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.525 f  Mux_INST/o_sin_fen_reg/Q
                         net (fo=4, routed)           0.310    -0.215    FIR_SIN_INST/i_fen
    SLICE_X9Y4           LUT2 (Prop_lut2_I1_O)        0.099    -0.116 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.280     0.164    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C
                         clock pessimism              0.563    -0.347    
                         clock uncertainty            0.226    -0.120    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.138    FIR_SIN_INST/acc_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       31.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.001%)  route 0.584ns (54.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.584     1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y31         FDCE (Setup_fdce_C_D)       -0.272    32.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 31.666    

Slack (MET) :             31.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.043%)  route 0.578ns (57.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.578     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X11Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y26         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.737    

Slack (MET) :             31.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.634%)  route 0.643ns (55.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.643     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 31.746    

Slack (MET) :             31.755ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.052%)  route 0.742ns (61.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.742     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y27         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 31.755    

Slack (MET) :             31.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.924ns  (logic 0.478ns (51.706%)  route 0.446ns (48.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.446     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 31.809    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.851%)  route 0.439ns (51.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.439     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X11Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y26         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.979ns  (logic 0.518ns (52.905%)  route 0.461ns (47.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.461     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 31.926    

Slack (MET) :             32.013ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X11Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y26         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 32.013    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.621ns  (logic 3.077ns (54.738%)  route 2.544ns (45.262%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921    71.408    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299    71.707 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000    71.707    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.257 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.257    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.591 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.587    73.178    FIR_SIN_INST/mult_int[11]
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.303    73.481 r  FIR_SIN_INST/o_sin_f[12]_i_3/O
                         net (fo=1, routed)           0.000    73.481    FIR_SIN_INST/o_sin_f[12]_i_3_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.879 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.879    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.213 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    74.213    FIR_SIN_INST/outad_int[14]
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[14]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -74.213    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.526ns  (logic 2.982ns (53.960%)  route 2.544ns (46.040%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921    71.408    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299    71.707 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000    71.707    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.257 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.257    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.591 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.587    73.178    FIR_SIN_INST/mult_int[11]
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.303    73.481 r  FIR_SIN_INST/o_sin_f[12]_i_3/O
                         net (fo=1, routed)           0.000    73.481    FIR_SIN_INST/o_sin_f[12]_i_3_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.879 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.879    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.118 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    74.118    FIR_SIN_INST/outad_int[15]
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[15]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -74.118    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.510ns  (logic 2.966ns (53.827%)  route 2.544ns (46.173%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.921    71.408    FIR_SIN_INST/data_int[4]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.299    71.707 r  FIR_SIN_INST/acc_int[5]_i_13/O
                         net (fo=1, routed)           0.000    71.707    FIR_SIN_INST/acc_int[5]_i_13_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.257 r  FIR_SIN_INST/acc_int_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.257    FIR_SIN_INST/acc_int_reg[5]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.591 r  FIR_SIN_INST/o_sin_f_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.587    73.178    FIR_SIN_INST/mult_int[11]
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.303    73.481 r  FIR_SIN_INST/o_sin_f[12]_i_3/O
                         net (fo=1, routed)           0.000    73.481    FIR_SIN_INST/o_sin_f[12]_i_3_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.879 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.879    FIR_SIN_INST/o_sin_f_reg[12]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    74.102 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    74.102    FIR_SIN_INST/outad_int[13]
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[13]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[13]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -74.102    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.406ns  (logic 2.928ns (54.158%)  route 2.478ns (45.842%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.496    72.964    FIR_SIN_INST/mult_int[7]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.303    73.267 r  FIR_SIN_INST/o_sin_f[8]_i_3/O
                         net (fo=1, routed)           0.000    73.267    FIR_SIN_INST/o_sin_f[8]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.665 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.665    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.999 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    73.999    FIR_SIN_INST/outad_int[10]
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[10]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -73.999    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.385ns  (logic 2.907ns (53.980%)  route 2.478ns (46.020%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.496    72.964    FIR_SIN_INST/mult_int[7]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.303    73.267 r  FIR_SIN_INST/o_sin_f[8]_i_3/O
                         net (fo=1, routed)           0.000    73.267    FIR_SIN_INST/o_sin_f[8]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.665 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.665    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    73.978 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    73.978    FIR_SIN_INST/outad_int[12]
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[12]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[12]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -73.978    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.311ns  (logic 2.833ns (53.339%)  route 2.478ns (46.661%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.496    72.964    FIR_SIN_INST/mult_int[7]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.303    73.267 r  FIR_SIN_INST/o_sin_f[8]_i_3/O
                         net (fo=1, routed)           0.000    73.267    FIR_SIN_INST/o_sin_f[8]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.665 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.665    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.904 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    73.904    FIR_SIN_INST/outad_int[11]
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[11]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[11]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -73.904    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.295ns  (logic 2.817ns (53.198%)  route 2.478ns (46.802%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 77.924 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    72.468 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[1]
                         net (fo=3, routed)           0.496    72.964    FIR_SIN_INST/mult_int[7]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.303    73.267 r  FIR_SIN_INST/o_sin_f[8]_i_3/O
                         net (fo=1, routed)           0.000    73.267    FIR_SIN_INST/o_sin_f[8]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.665 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.665    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    73.888 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    73.888    FIR_SIN_INST/outad_int[9]
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.519    77.924    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/C
                         clock pessimism              0.448    78.372    
                         clock uncertainty           -0.226    78.146    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.062    78.208    FIR_SIN_INST/o_sin_f_reg[9]
  -------------------------------------------------------------------
                         required time                         78.208    
                         arrival time                         -73.888    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.131ns  (logic 2.720ns (53.010%)  route 2.411ns (46.990%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 77.925 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.356 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.429    72.784    FIR_SIN_INST/mult_int[6]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.299    73.083 r  FIR_SIN_INST/o_sin_f[8]_i_4/O
                         net (fo=1, routed)           0.000    73.083    FIR_SIN_INST/o_sin_f[8]_i_4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    73.723 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    73.723    FIR_SIN_INST/outad_int[8]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.520    77.925    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/C
                         clock pessimism              0.448    78.373    
                         clock uncertainty           -0.226    78.147    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.062    78.209    FIR_SIN_INST/o_sin_f_reg[8]
  -------------------------------------------------------------------
                         required time                         78.209    
                         arrival time                         -73.723    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        5.071ns  (logic 2.660ns (52.454%)  route 2.411ns (47.546%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 77.925 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.356 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.429    72.784    FIR_SIN_INST/mult_int[6]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.299    73.083 r  FIR_SIN_INST/o_sin_f[8]_i_4/O
                         net (fo=1, routed)           0.000    73.083    FIR_SIN_INST/o_sin_f[8]_i_4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    73.663 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    73.663    FIR_SIN_INST/outad_int[7]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.520    77.925    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/C
                         clock pessimism              0.448    78.373    
                         clock uncertainty           -0.226    78.147    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.062    78.209    FIR_SIN_INST/o_sin_f_reg[7]
  -------------------------------------------------------------------
                         required time                         78.209    
                         arrival time                         -73.663    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@80.000ns - clk_out1_MMCM rise@70.000ns)
  Data Path Delay:        4.718ns  (logic 2.307ns (48.896%)  route 2.411ns (51.104%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 77.925 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.408ns = ( 68.592 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     70.000    70.000 r  
    C15                                               0.000    70.000 r  i_clk (IN)
                         net (fo=0)                   0.000    70.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935    70.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    64.888 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    66.856    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    66.952 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.640    68.592    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518    69.110 r  FIR_SIN_INST/cmptr_int_reg[1]/Q
                         net (fo=18, routed)          1.035    70.146    FIR_SIN_INST/cmptr_int[1]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124    70.270 r  FIR_SIN_INST/acc_int[1]_i_22/O
                         net (fo=1, routed)           0.000    70.270    FIR_SIN_INST/acc_int[1]_i_22_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    70.487 r  FIR_SIN_INST/acc_int_reg[1]_i_18/O
                         net (fo=2, routed)           0.947    71.434    FIR_SIN_INST/data_int[4]
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.299    71.733 r  FIR_SIN_INST/acc_int[1]_i_10/O
                         net (fo=1, routed)           0.000    71.733    FIR_SIN_INST/acc_int[1]_i_10_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.134 r  FIR_SIN_INST/acc_int_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.134    FIR_SIN_INST/acc_int_reg[1]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    72.356 r  FIR_SIN_INST/acc_int_reg[5]_i_2/O[0]
                         net (fo=3, routed)           0.429    72.784    FIR_SIN_INST/mult_int[6]
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.299    73.083 r  FIR_SIN_INST/o_sin_f[8]_i_4/O
                         net (fo=1, routed)           0.000    73.083    FIR_SIN_INST/o_sin_f[8]_i_4_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    73.310 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    73.310    FIR_SIN_INST/outad_int[6]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.520    77.925    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/C
                         clock pessimism              0.448    78.373    
                         clock uncertainty           -0.226    78.147    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.062    78.209    FIR_SIN_INST/o_sin_f_reg[6]
  -------------------------------------------------------------------
                         required time                         78.209    
                         arrival time                         -73.310    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.252ns (29.617%)  route 0.599ns (70.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[15]/Q
                         net (fo=2, routed)           0.599     0.066    FIR_SIN_INST/acc_int_reg[15]
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.111 r  FIR_SIN_INST/o_sin_f[15]_i_4/O
                         net (fo=1, routed)           0.000     0.111    FIR_SIN_INST/o_sin_f[15]_i_4_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.177 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.177    FIR_SIN_INST/outad_int[15]
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.865    -0.883    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[15]/C
                         clock pessimism              0.563    -0.320    
                         clock uncertainty            0.226    -0.093    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.105     0.012    FIR_SIN_INST/o_sin_f_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.251ns (27.603%)  route 0.658ns (72.397%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[14]/Q
                         net (fo=4, routed)           0.658     0.125    FIR_SIN_INST/acc_int_reg[14]
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.170 r  FIR_SIN_INST/o_sin_f[15]_i_5/O
                         net (fo=1, routed)           0.000     0.170    FIR_SIN_INST/o_sin_f[15]_i_5_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.235 r  FIR_SIN_INST/o_sin_f_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.235    FIR_SIN_INST/outad_int[14]
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.865    -0.883    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y8           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[14]/C
                         clock pessimism              0.563    -0.320    
                         clock uncertainty            0.226    -0.093    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.105     0.012    FIR_SIN_INST/o_sin_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.265ns (28.316%)  route 0.671ns (71.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[1]/Q
                         net (fo=4, routed)           0.671     0.139    FIR_SIN_INST/acc_int_reg[1]
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.263 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.263    FIR_SIN_INST/outad_int[2]
    SLICE_X7Y5           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.866    -0.882    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y5           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[2]/C
                         clock pessimism              0.563    -0.319    
                         clock uncertainty            0.226    -0.092    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     0.013    FIR_SIN_INST/o_sin_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/cmptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.316ns (34.676%)  route 0.595ns (65.324%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.597    -0.644    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.148    -0.496 r  FIR_SIN_INST/cmptr_int_reg[2]/Q
                         net (fo=23, routed)          0.595     0.099    FIR_SIN_INST/cmptr_int[2]
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.098     0.197 r  FIR_SIN_INST/o_sin_f[4]_i_5/O
                         net (fo=1, routed)           0.000     0.197    FIR_SIN_INST/o_sin_f[4]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.267 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.267    FIR_SIN_INST/outad_int[1]
    SLICE_X7Y5           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.866    -0.882    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y5           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[1]/C
                         clock pessimism              0.563    -0.319    
                         clock uncertainty            0.226    -0.092    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     0.013    FIR_SIN_INST/o_sin_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.265ns (28.064%)  route 0.679ns (71.936%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[5]/Q
                         net (fo=3, routed)           0.679     0.147    FIR_SIN_INST/acc_int_reg[5]
    SLICE_X7Y6           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.271 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.271    FIR_SIN_INST/outad_int[6]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.866    -0.882    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[6]/C
                         clock pessimism              0.563    -0.319    
                         clock uncertainty            0.226    -0.092    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     0.013    FIR_SIN_INST/o_sin_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.251ns (26.369%)  route 0.701ns (73.631%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.567    -0.674    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  FIR_SIN_INST/acc_int_reg[10]/Q
                         net (fo=3, routed)           0.701     0.168    FIR_SIN_INST/acc_int_reg[10]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.213 r  FIR_SIN_INST/o_sin_f[12]_i_4/O
                         net (fo=1, routed)           0.000     0.213    FIR_SIN_INST/o_sin_f[12]_i_4_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.278 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.278    FIR_SIN_INST/outad_int[10]
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.865    -0.883    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[10]/C
                         clock pessimism              0.563    -0.320    
                         clock uncertainty            0.226    -0.093    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     0.012    FIR_SIN_INST/o_sin_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.308ns (32.168%)  route 0.649ns (67.832%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[4]/Q
                         net (fo=3, routed)           0.649     0.117    FIR_SIN_INST/acc_int_reg[4]
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.230 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.230    FIR_SIN_INST/o_sin_f_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.284 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.284    FIR_SIN_INST/outad_int[5]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.866    -0.882    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[5]/C
                         clock pessimism              0.563    -0.319    
                         clock uncertainty            0.226    -0.092    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     0.013    FIR_SIN_INST/o_sin_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.308ns (32.168%)  route 0.649ns (67.832%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[8]/Q
                         net (fo=3, routed)           0.649     0.117    FIR_SIN_INST/acc_int_reg[8]
    SLICE_X7Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.230 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.230    FIR_SIN_INST/o_sin_f_reg[8]_i_1_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.284 r  FIR_SIN_INST/o_sin_f_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.284    FIR_SIN_INST/outad_int[9]
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.865    -0.883    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y7           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[9]/C
                         clock pessimism              0.563    -0.320    
                         clock uncertainty            0.226    -0.093    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     0.012    FIR_SIN_INST/o_sin_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.268ns (27.824%)  route 0.695ns (72.176%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[7]/Q
                         net (fo=3, routed)           0.695     0.163    FIR_SIN_INST/acc_int_reg[7]
    SLICE_X7Y6           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.290 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.290    FIR_SIN_INST/outad_int[8]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.866    -0.882    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[8]/C
                         clock pessimism              0.563    -0.319    
                         clock uncertainty            0.226    -0.092    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     0.013    FIR_SIN_INST/o_sin_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FIR_SIN_INST/acc_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_SIN_INST/o_sin_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.319ns (32.939%)  route 0.649ns (67.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.568    -0.673    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  FIR_SIN_INST/acc_int_reg[4]/Q
                         net (fo=3, routed)           0.649     0.117    FIR_SIN_INST/acc_int_reg[4]
    SLICE_X7Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.230 r  FIR_SIN_INST/o_sin_f_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.230    FIR_SIN_INST/o_sin_f_reg[4]_i_1_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.295 r  FIR_SIN_INST/o_sin_f_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.295    FIR_SIN_INST/outad_int[7]
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.866    -0.882    FIR_SIN_INST/i_clk_slow
    SLICE_X7Y6           FDRE                                         r  FIR_SIN_INST/o_sin_f_reg[7]/C
                         clock pessimism              0.563    -0.319    
                         clock uncertainty            0.226    -0.092    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     0.013    FIR_SIN_INST/o_sin_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       77.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.715ns (31.916%)  route 1.525ns (68.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 77.844 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419    -1.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812    -0.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.296     0.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.713     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y27          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.439    77.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.626    78.470    
                         clock uncertainty           -0.106    78.364    
    SLICE_X9Y27          FDPE (Recov_fdpe_C_PRE)     -0.359    78.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         78.005    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 77.187    

Slack (MET) :             77.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.715ns (31.916%)  route 1.525ns (68.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 77.844 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419    -1.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812    -0.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.296     0.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.713     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y27          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.439    77.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.626    78.470    
                         clock uncertainty           -0.106    78.364    
    SLICE_X9Y27          FDPE (Recov_fdpe_C_PRE)     -0.359    78.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         78.005    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 77.187    

Slack (MET) :             77.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.715ns (31.916%)  route 1.525ns (68.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 77.844 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419    -1.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812    -0.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.296     0.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.713     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y27          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.439    77.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.626    78.470    
                         clock uncertainty           -0.106    78.364    
    SLICE_X9Y27          FDPE (Recov_fdpe_C_PRE)     -0.359    78.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         78.005    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 77.187    

Slack (MET) :             77.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.773ns (34.441%)  route 1.471ns (65.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 77.847 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.560    -1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.478    -1.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853    -0.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.295     0.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.618     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X32Y34         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.442    77.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.641    78.488    
                         clock uncertainty           -0.106    78.382    
    SLICE_X32Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    78.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         78.023    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 77.266    

Slack (MET) :             77.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.773ns (34.441%)  route 1.471ns (65.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 77.847 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.560    -1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.478    -1.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853    -0.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.295     0.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.618     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X32Y34         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.442    77.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.641    78.488    
                         clock uncertainty           -0.106    78.382    
    SLICE_X32Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    78.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         78.023    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 77.266    

Slack (MET) :             77.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.773ns (34.441%)  route 1.471ns (65.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 77.847 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.560    -1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X30Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.478    -1.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853    -0.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.295     0.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.618     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X32Y34         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.442    77.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.641    78.488    
                         clock uncertainty           -0.106    78.382    
    SLICE_X32Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    78.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         78.023    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 77.266    

Slack (MET) :             77.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.456ns (25.845%)  route 1.308ns (74.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.560    -1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X15Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.308     0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y35         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.443    77.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y35         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X31Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    78.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         78.009    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 77.732    

Slack (MET) :             77.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.456ns (25.845%)  route 1.308ns (74.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 77.848 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.560    -1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X15Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.308     0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y35         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.443    77.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y35         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.626    78.474    
                         clock uncertainty           -0.106    78.368    
    SLICE_X31Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    78.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         78.009    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                 77.732    

Slack (MET) :             77.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.518ns (31.107%)  route 1.147ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 77.916 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.147     0.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.511    77.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.626    78.542    
                         clock uncertainty           -0.106    78.436    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    78.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         78.031    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                 77.788    

Slack (MET) :             77.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_MMCM rise@80.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.518ns (31.107%)  route 1.147ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 77.916 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.147     0.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     80.000    80.000 r  
    C15                                               0.000    80.000 r  i_clk (IN)
                         net (fo=0)                   0.000    80.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802    80.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    81.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    74.439 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    76.314    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.405 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.511    77.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.626    78.542    
                         clock uncertainty           -0.106    78.436    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405    78.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         78.031    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                 77.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.389%)  route 0.144ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.825    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.273    -0.650    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.389%)  route 0.144ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.825    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.273    -0.650    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.389%)  route 0.144ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X10Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.825    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.273    -0.650    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.389%)  route 0.144ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X10Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.825    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.273    -0.650    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.389%)  route 0.144ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144    -0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X10Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.825    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.273    -0.650    
    SLICE_X10Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.033%)  route 0.141ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.823    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.253    -0.672    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.033%)  route 0.141ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.823    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.253    -0.672    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.033%)  route 0.141ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.558    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y27          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDPE (Prop_fdpe_C_Q)         0.141    -0.542 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.823    -0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.253    -0.672    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.949%)  route 0.147ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.561    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.827    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.254    -0.667    
    SLICE_X32Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.585    -0.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.179    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X3Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.856    -0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X3Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.273    -0.619    
    SLICE_X3Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.064ns (28.510%)  route 2.668ns (71.490%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 36.089 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.415    
                         clock uncertainty           -0.035    36.380    
    SLICE_X6Y34          FDCE (Recov_fdce_C_CLR)     -0.319    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.061    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                 28.870    

Slack (MET) :             28.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.064ns (28.510%)  route 2.668ns (71.490%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 36.089 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.625     7.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.415    
                         clock uncertainty           -0.035    36.380    
    SLICE_X6Y34          FDCE (Recov_fdce_C_CLR)     -0.319    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.061    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                 28.870    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    

Slack (MET) :             29.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.064ns (30.689%)  route 2.403ns (69.311%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.088 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y38          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     3.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.913     5.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.153     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.323     6.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y34          LUT1 (Prop_lut1_I0_O)        0.331     6.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X7Y33          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X7Y33          FDCE (Recov_fdce_C_CLR)     -0.405    35.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.974    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 29.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.362     1.281    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y35         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X33Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.362     1.285    
    SLICE_X33Y36         FDPE (Remov_fdpe_C_PRE)     -0.149     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y34         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.363     1.287    
    SLICE_X13Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.011%)  route 0.192ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y33         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.362     1.280    
    SLICE_X34Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.411    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.976ns  (logic 2.521ns (50.666%)  route 2.455ns (49.334%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.635    -1.413    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X6Y10          SRL16E                                       r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.204 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.792     0.996    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X6Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     1.750 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.879     2.629    ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.150     2.779 r  ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.784     3.563    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X7Y12          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.516    -2.079    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X7Y12          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 2.252ns (51.953%)  route 2.083ns (48.047%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    -1.409ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.639    -1.409    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X2Y8           SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.219 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.974     1.193    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.693 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.109     2.802    ILA_INST/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.926 r  ILA_INST/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.926    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X7Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.517    -2.078    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X7Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 2.500ns (61.862%)  route 1.541ns (38.138%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns
    Source Clock Delay      (SCD):    -1.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.569    -1.479    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X8Y10          SRL16E                                       r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.153 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.641     0.794    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X10Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     1.538 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.900     2.438    ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.562 r  ILA_INST/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.562    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X9Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.450    -2.145    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X9Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.755ns  (logic 1.738ns (46.280%)  route 2.017ns (53.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.568    -1.480    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X12Y11         SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.134 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           1.281     1.416    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124     1.540 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.736     2.276    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X9Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.450    -2.145    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X9Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.564ns  (logic 1.738ns (48.761%)  route 1.826ns (51.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.568    -1.480    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X12Y11         SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.134 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           1.281     1.416    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124     1.540 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.545     2.084    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X7Y12          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.516    -2.079    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X7Y12          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.766ns (52.292%)  route 1.611ns (47.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.634    -1.414    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X6Y11          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.200 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     0.855    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.007 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.956     1.963    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.518    -2.077    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.766ns (52.292%)  route 1.611ns (47.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.634    -1.414    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X6Y11          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.200 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     0.855    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.007 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.956     1.963    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.518    -2.077    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.766ns (52.292%)  route 1.611ns (47.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.634    -1.414    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X6Y11          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.200 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     0.855    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.007 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.956     1.963    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.518    -2.077    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.766ns (52.292%)  route 1.611ns (47.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.634    -1.414    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X6Y11          SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.200 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     0.855    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.007 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.956     1.963    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.518    -2.077    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X4Y9           FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.430ns  (logic 1.738ns (50.663%)  route 1.692ns (49.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.568    -1.480    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X12Y11         SRLC32E                                      r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.134 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           1.281     1.416    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X7Y11          LUT3 (Prop_lut3_I2_O)        0.124     1.540 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.411     1.951    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/O
    SLICE_X7Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.517    -2.078    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X7Y11          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.367ns (57.720%)  route 0.269ns (42.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.446    -2.149    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X11Y17         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.367    -1.782 r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/Q
                         net (fo=2, routed)           0.269    -1.513    ILA_INST/inst/ila_core_inst/debug_data_in[6]
    SLICE_X9Y17          FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.562    -1.486    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X9Y17          FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.451    -2.144    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y11         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.777 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.499    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X11Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.566    -1.482    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X11Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.451    -2.144    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X13Y9          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.337    -1.807 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -1.471    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X13Y9          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.569    -1.479    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X13Y9          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.286%)  route 0.264ns (38.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.443    -2.152    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X10Y19         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.734 r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.264    -1.470    ILA_INST/inst/ila_core_inst/debug_data_in[3]
    SLICE_X10Y18         FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.560    -1.488    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y18         FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.679ns  (logic 0.418ns (61.603%)  route 0.261ns (38.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X14Y13         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.729 r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.261    -1.468    ILA_INST/inst/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X13Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.567    -1.481    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X13Y12         FDRE                                         r  ILA_INST/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.882%)  route 0.256ns (41.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    -2.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.505    -2.090    ILA_INST/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X1Y25          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.367    -1.723 r  ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.256    -1.467    ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X1Y25          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.620    -1.428    ILA_INST/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X1Y25          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.711ns  (logic 0.418ns (58.770%)  route 0.293ns (41.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    -2.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.445    -2.150    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X12Y17         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.418    -1.732 r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.293    -1.439    ILA_INST/inst/ila_core_inst/debug_data_in[12]
    SLICE_X10Y17         FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.562    -1.486    ILA_INST/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y17         FDRE                                         r  ILA_INST/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.721ns  (logic 0.385ns (53.410%)  route 0.336ns (46.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.448    -2.147    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X8Y13          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.385    -1.762 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -1.426    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X8Y13          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.566    -1.482    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X8Y13          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    -2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.515    -2.080    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X5Y13          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.367    -1.713 r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -1.415    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X5Y13          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.632    -1.416    ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X5Y13          FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.367ns (50.202%)  route 0.364ns (49.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.451    -2.144    ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X13Y10         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.777 r  ILA_INST/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/Q
                         net (fo=1, routed)           0.364    -1.413    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X13Y11         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.568    -1.480    ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X13Y11         FDRE                                         r  ILA_INST/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_MMCM

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 1.343ns (65.176%)  route 0.718ns (34.824%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.718     5.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 1.336ns (65.202%)  route 0.713ns (34.798%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.713     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 1.344ns (65.896%)  route 0.696ns (34.104%))
  Logic Levels:           0  
  Clock Path Skew:        -5.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.696     5.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 1.343ns (66.576%)  route 0.674ns (33.424%))
  Logic Levels:           0  
  Clock Path Skew:        -5.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.674     5.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 1.343ns (69.859%)  route 0.579ns (30.141%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.579     5.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 1.336ns (70.278%)  route 0.565ns (29.722%))
  Logic Levels:           0  
  Clock Path Skew:        -5.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.565     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 1.344ns (71.719%)  route 0.530ns (28.281%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.530     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 1.317ns (71.339%)  route 0.529ns (28.661%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.529     5.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 1.344ns (74.111%)  route 0.469ns (25.889%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.469     5.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 1.314ns (72.655%)  route 0.495ns (27.345%))
  Logic Levels:           0  
  Clock Path Skew:        -5.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.495     5.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.436    -2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.128     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.059     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X5Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.850    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X5Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.128     1.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.059     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.851    -0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.831%)  route 0.076ns (37.169%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.128     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.076     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X5Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.850    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X5Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.504%)  route 0.065ns (31.496%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.065     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X5Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.850    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X5Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.019%)  route 0.133ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.128     1.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.133     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X8Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.828    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.019%)  route 0.133ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.128     1.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.133     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X9Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.829    -0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X9Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.128     1.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.135     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X8Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.827    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.719%)  route 0.135ns (51.281%))
  Logic Levels:           0  
  Clock Path Skew:        -2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.128     1.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.135     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X8Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.829    -0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.686%)  route 0.135ns (51.314%))
  Logic Levels:           0  
  Clock Path Skew:        -2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.128     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.135     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X9Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.829    -0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X9Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.725%)  route 0.126ns (47.275%))
  Logic Levels:           0  
  Clock Path Skew:        -2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.126     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X8Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.827    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_MMCM
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.518ns (20.230%)  route 2.043ns (79.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.043     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X14Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X14Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.518ns (20.230%)  route 2.043ns (79.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.043     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X14Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X14Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.518ns (20.230%)  route 2.043ns (79.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.043     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X14Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X14Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.670%)  route 1.582ns (75.330%))
  Logic Levels:           0  
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.625    -1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y30          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.582     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.448    -2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X13Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.337    -1.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.320    -1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X13Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X13Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.448    -2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X14Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.385    -1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X14Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X14Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.448    -2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X12Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.385    -1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X12Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.510    -2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X4Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.337    -1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285    -1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X4Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X4Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    -2.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.513    -2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X4Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.337    -1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X4Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X4Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.724ns  (logic 0.337ns (46.578%)  route 0.387ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        5.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    -2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.438    -2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.337    -1.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.387    -1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.510    -2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X5Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.337    -1.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.320    -1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X5Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X5Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.510    -2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X6Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.385    -1.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X6Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X6Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    -2.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.514    -2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X2Y32          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.385    -1.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X2Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.630     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X2Y33          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.367ns (49.096%)  route 0.381ns (50.904%))
  Logic Levels:           0  
  Clock Path Skew:        5.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    -2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.438    -2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.367    -1.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381    -1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_MMCM
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.039ns (42.627%)  route 5.437ns (57.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X8Y8           FDRE                                         r  Mux_INST/BUS_SORTIE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518    -0.960 r  Mux_INST/BUS_SORTIE_reg[15]/Q
                         net (fo=3, routed)           5.437     4.477    BUS_SORTIE[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.998 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.998    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.182ns  (logic 3.974ns (43.279%)  route 5.208ns (56.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y7          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[12]/Q
                         net (fo=3, routed)           5.208     4.186    BUS_SORTIE[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.705 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.705    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 3.963ns (45.131%)  route 4.819ns (54.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y8          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[13]/Q
                         net (fo=3, routed)           4.819     3.797    BUS_SORTIE[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.304 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.304    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 3.971ns (46.183%)  route 4.628ns (53.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y8          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[14]/Q
                         net (fo=3, routed)           4.628     3.606    BUS_SORTIE[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.121 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.121    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 3.964ns (47.074%)  route 4.457ns (52.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y7          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[9]/Q
                         net (fo=3, routed)           4.457     3.435    BUS_SORTIE[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     6.943 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.943    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 3.981ns (48.596%)  route 4.211ns (51.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y8          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[10]/Q
                         net (fo=3, routed)           4.211     3.190    BUS_SORTIE[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.715 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.715    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 3.960ns (49.364%)  route 4.062ns (50.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y7          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[11]/Q
                         net (fo=3, routed)           4.062     3.040    BUS_SORTIE[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     6.544 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 4.179ns (54.574%)  route 3.478ns (45.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X8Y8           FDRE                                         r  Mux_INST/BUS_SORTIE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.478    -1.000 r  Mux_INST/BUS_SORTIE_reg[1]/Q
                         net (fo=3, routed)           3.478     2.478    BUS_SORTIE[1]
    E19                  OBUF (Prop_obuf_I_O)         3.701     6.179 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.179    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 3.965ns (59.290%)  route 2.722ns (40.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y8          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[4]/Q
                         net (fo=3, routed)           2.722     1.700    BUS_SORTIE[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.209 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.209    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 3.957ns (61.175%)  route 2.511ns (38.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.570    -1.478    Mux_INST/i_clk
    SLICE_X11Y7          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456    -1.022 r  Mux_INST/BUS_SORTIE_reg[2]/Q
                         net (fo=3, routed)           2.511     1.489    BUS_SORTIE[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     4.990 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.990    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.346ns (71.387%)  route 0.540ns (28.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X11Y6          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  Mux_INST/BUS_SORTIE_reg[8]/Q
                         net (fo=3, routed)           0.540     0.007    BUS_SORTIE[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     1.213 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.213    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.380ns (73.115%)  route 0.507ns (26.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Mux_INST/BUS_SORTIE_reg[5]/Q
                         net (fo=3, routed)           0.507    -0.002    BUS_SORTIE[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.214 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.214    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.371ns (72.309%)  route 0.525ns (27.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.568    -0.673    Mux_INST/i_clk
    SLICE_X10Y4          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Mux_INST/BUS_SORTIE_reg[6]/Q
                         net (fo=3, routed)           0.525     0.016    BUS_SORTIE[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.223 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.223    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.370ns (69.934%)  route 0.589ns (30.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X8Y8           FDRE                                         r  Mux_INST/BUS_SORTIE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  Mux_INST/BUS_SORTIE_reg[0]/Q
                         net (fo=3, routed)           0.589     0.079    BUS_SORTIE[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.285 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.285    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.366ns (68.747%)  route 0.621ns (31.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X8Y8           FDRE                                         r  Mux_INST/BUS_SORTIE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  Mux_INST/BUS_SORTIE_reg[7]/Q
                         net (fo=3, routed)           0.621     0.111    BUS_SORTIE[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.313 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.313    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.374ns (67.341%)  route 0.666ns (32.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X8Y8           FDRE                                         r  Mux_INST/BUS_SORTIE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  Mux_INST/BUS_SORTIE_reg[3]/Q
                         net (fo=3, routed)           0.666     0.156    BUS_SORTIE[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.366 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.366    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.343ns (64.748%)  route 0.731ns (35.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X11Y7          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  Mux_INST/BUS_SORTIE_reg[2]/Q
                         net (fo=3, routed)           0.731     0.198    BUS_SORTIE[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.400 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.400    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.351ns (62.740%)  route 0.802ns (37.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X11Y8          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  Mux_INST/BUS_SORTIE_reg[4]/Q
                         net (fo=3, routed)           0.802     0.269    BUS_SORTIE[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.479 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.479    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.432ns (55.320%)  route 1.156ns (44.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X8Y8           FDRE                                         r  Mux_INST/BUS_SORTIE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.148    -0.526 r  Mux_INST/BUS_SORTIE_reg[1]/Q
                         net (fo=3, routed)           1.156     0.630    BUS_SORTIE[1]
    E19                  OBUF (Prop_obuf_I_O)         1.284     1.914 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.914    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_INST/BUS_SORTIE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.346ns (47.147%)  route 1.509ns (52.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.604    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.528    -1.923 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.267    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.241 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        0.567    -0.674    Mux_INST/i_clk
    SLICE_X11Y7          FDRE                                         r  Mux_INST/BUS_SORTIE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  Mux_INST/BUS_SORTIE_reg[11]/Q
                         net (fo=3, routed)           1.509     0.976    BUS_SORTIE[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.181 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.181    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MMCM
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MMCM'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.029ns (1.771%)  route 1.609ns (98.229%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MMCM fall edge)
                                                      5.000     5.000 f  
    C15                                               0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     5.353 f  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.833    MMCM_INST/inst/clk_in1_MMCM
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.319     2.514 f  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.710     3.224    MMCM_INST/inst/clkfbout_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.253 f  MMCM_INST/inst/clkf_buf/O
                         net (fo=1, routed)           0.899     4.152    MMCM_INST/inst/clkfbout_buf_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MMCM'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.091ns (2.540%)  route 3.492ns (97.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clkfbout_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -1.977    MMCM_INST/inst/clkfbout_buf_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  MMCM_INST/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MMCM

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.694ns  (logic 1.565ns (33.345%)  route 3.129ns (66.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.834     4.694    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452    -2.143    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.694ns  (logic 1.565ns (33.345%)  route 3.129ns (66.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.834     4.694    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452    -2.143    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.694ns  (logic 1.565ns (33.345%)  route 3.129ns (66.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.834     4.694    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452    -2.143    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.694ns  (logic 1.565ns (33.345%)  route 3.129ns (66.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.834     4.694    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.452    -2.143    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y7           FDRE                                         r  FIR_SIN_INST/acc_int_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.565ns (33.425%)  route 3.118ns (66.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.823     4.683    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453    -2.142    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.565ns (33.425%)  route 3.118ns (66.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.823     4.683    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453    -2.142    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.565ns (33.425%)  route 3.118ns (66.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.823     4.683    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453    -2.142    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.565ns (33.425%)  route 3.118ns (66.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.823     4.683    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.453    -2.142    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y6           FDRE                                         r  FIR_SIN_INST/acc_int_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.600ns  (logic 1.565ns (34.025%)  route 3.035ns (65.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.740     4.600    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.522    -2.073    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.600ns  (logic 1.565ns (34.025%)  route 3.035ns (65.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.740     4.600    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          1.522    -2.073    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.255ns (17.036%)  route 1.240ns (82.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.274     1.494    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.255ns (17.036%)  route 1.240ns (82.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.274     1.494    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.255ns (17.036%)  route 1.240ns (82.964%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.274     1.494    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.837    -0.911    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y8           FDRE                                         r  FIR_SIN_INST/acc_int_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.255ns (16.965%)  route 1.246ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.280     1.500    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.255ns (16.965%)  route 1.246ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.280     1.500    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.255ns (16.965%)  route 1.246ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.280     1.500    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/acc_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.255ns (16.965%)  route 1.246ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.280     1.500    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.838    -0.910    FIR_SIN_INST/i_clk_fast
    SLICE_X9Y5           FDRE                                         r  FIR_SIN_INST/acc_int_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.255ns (16.382%)  route 1.299ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.333     1.554    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.255ns (16.382%)  route 1.299ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.333     1.554    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/cmptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.255ns (16.382%)  route 1.299ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.966     1.175    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          0.333     1.554    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.833    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.486 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.776    MMCM_INST/inst/clk_out1_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.747 r  MMCM_INST/inst/clkout1_buf/O
                         net (fo=18, routed)          0.868    -0.880    FIR_SIN_INST/i_clk_fast
    SLICE_X2Y4           FDRE                                         r  FIR_SIN_INST/cmptr_int_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_MMCM

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.565ns (22.252%)  route 5.469ns (77.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          3.175     7.034    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[0][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.565ns (22.252%)  route 5.469ns (77.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          3.175     7.034    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[1][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.565ns (22.252%)  route 5.469ns (77.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          3.175     7.034    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[2][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.565ns (22.252%)  route 5.469ns (77.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          3.175     7.034    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[3][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.565ns (22.252%)  route 5.469ns (77.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          3.175     7.034    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X3Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[4][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_COS_INST/add_int_reg[0]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.747ns  (logic 1.565ns (23.200%)  route 5.182ns (76.800%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.318     3.759    FIR_COS_INST/RESET_G
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.124     3.883 r  FIR_COS_INST/add_int_reg[0]_i_1/O
                         net (fo=24, routed)          2.864     6.747    FIR_COS_INST/add_int_reg[0]_i_1_n_0
    DSP48_X0Y7           DSP48E1                                      r  FIR_COS_INST/add_int_reg[0]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.534    -2.062    FIR_COS_INST/i_clk
    DSP48_X0Y7           DSP48E1                                      r  FIR_COS_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.565ns (23.298%)  route 5.153ns (76.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          2.859     6.719    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[3][5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.565ns (23.298%)  route 5.153ns (76.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          2.859     6.719    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[4][5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[5][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.565ns (23.298%)  route 5.153ns (76.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          2.859     6.719    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[5][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[5][5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_SIN_INST/sin_int_reg[6][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.565ns (23.298%)  route 5.153ns (76.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          2.295     3.736    FIR_SIN_INST/RESET_G
    SLICE_X9Y4           LUT2 (Prop_lut2_I0_O)        0.124     3.860 r  FIR_SIN_INST/o_sin_f[15]_i_1/O
                         net (fo=97, routed)          2.859     6.719    FIR_SIN_INST/o_sin_f[15]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.964    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -5.561 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.686    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.595 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.522    -2.073    FIR_SIN_INST/i_clk_slow
    SLICE_X0Y4           FDRE                                         r  FIR_SIN_INST/sin_int_reg[6][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[0]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_53_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[10]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_43_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[11]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_42_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[12]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_41_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[13]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_40_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[14]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_39_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[15]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_38_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[16]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_37_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[17]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_36_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 FIR_COS_INST/add_int_reg[7]/ACOUT[18]
                            (internal pin)
  Destination:            FIR_COS_INST/add_int_reg[6]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MMCM  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1                      0.000     0.000 r  FIR_COS_INST/add_int_reg[7]/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    FIR_COS_INST/add_int_reg_n_35_[7]
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_INST/inst/clk_in1
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  MMCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.168    MMCM_INST/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.112 r  MMCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.144    MMCM_INST/inst/clk_out2_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.048 r  MMCM_INST/inst/clkout2_buf/O
                         net (fo=1772, routed)        1.661    -1.387    FIR_COS_INST/i_clk
    DSP48_X0Y1           DSP48E1                                      r  FIR_COS_INST/add_int_reg[6]/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.860ns  (logic 0.152ns (3.128%)  route 4.708ns (96.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.152     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.150     4.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.860ns  (logic 0.152ns (3.128%)  route 4.708ns (96.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.152     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.150     4.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.860ns  (logic 0.152ns (3.128%)  route 4.708ns (96.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.152     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.150     4.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 0.152ns (3.132%)  route 4.701ns (96.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.152     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.144     4.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.124ns (2.592%)  route 4.660ns (97.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1/O
                         net (fo=8, routed)           1.103     4.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.516     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.124ns (2.592%)  route 4.660ns (97.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1/O
                         net (fo=8, routed)           1.103     4.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.516     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.124ns (2.592%)  route 4.660ns (97.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1/O
                         net (fo=8, routed)           1.103     4.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.516     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.124ns (2.592%)  route 4.660ns (97.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.557     3.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1/O
                         net (fo=8, routed)           1.103     4.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.516     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.367ns (7.744%)  route 4.372ns (92.256%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.387     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124     2.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     3.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.124     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.627     4.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.119     4.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.618     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.367ns (7.744%)  route 4.372ns (92.256%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.387     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124     2.511 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     3.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.124     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.627     4.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.119     4.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.618     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.045ns (6.497%)  route 0.648ns (93.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.648     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X10Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.045ns (6.478%)  route 0.650ns (93.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.650     0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X10Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.045ns (6.251%)  route 0.675ns (93.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.675     0.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X9Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.000     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X9Y39          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y39          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.045ns (5.916%)  route 0.716ns (94.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.716     0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X10Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[23]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.908%)  route 0.717ns (94.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.717     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.045     0.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.908%)  route 0.717ns (94.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.717     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.045     0.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.045ns (5.878%)  route 0.721ns (94.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.045     0.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.000ns (0.000%)  route 0.768ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.768     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X14Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.000ns (0.000%)  route 0.768ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.768     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X14Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.000ns (0.000%)  route 0.768ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.768     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X14Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C





