abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 411268915
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit result/c5315_1_0_2443_47.5.blif
time = 10306523 us
--------------- round 2 ---------------
seed = 3902541965
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit result/c5315_2_0_2432_47.5.blif
time = 19728652 us
--------------- round 3 ---------------
seed = 3966918144
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit result/c5315_3_0_2429_47.5.blif
time = 29169723 us
--------------- round 4 ---------------
seed = 3127807049
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit result/c5315_4_0_2426_47.5.blif
time = 38559842 us
--------------- round 5 ---------------
seed = 360529452
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit result/c5315_5_0_2424_47.5.blif
time = 47971512 us
--------------- round 6 ---------------
seed = 4264258408
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit result/c5315_6_0_2421_47.5.blif
time = 57365317 us
--------------- round 7 ---------------
seed = 2645380597
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit result/c5315_7_0_2419_47.5.blif
time = 66775953 us
--------------- round 8 ---------------
seed = 2210508010
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit result/c5315_8_0_2417_47.5.blif
time = 76156323 us
--------------- round 9 ---------------
seed = 3741676699
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit result/c5315_9_0_2415_47.5.blif
time = 85519007 us
--------------- round 10 ---------------
seed = 1251033128
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit result/c5315_10_0_2413_47.5.blif
time = 94865020 us
--------------- round 11 ---------------
seed = 2142583286
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit result/c5315_11_0_2411_47.5.blif
time = 104187127 us
--------------- round 12 ---------------
seed = 249046414
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit result/c5315_12_0_2409_47.5.blif
time = 113507655 us
--------------- round 13 ---------------
seed = 4110742139
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit result/c5315_13_0_2407_47.5.blif
time = 122818172 us
--------------- round 14 ---------------
seed = 2432264417
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit result/c5315_14_0_2405_47.5.blif
time = 132097698 us
--------------- round 15 ---------------
seed = 1699337647
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit result/c5315_15_0_2403_47.5.blif
time = 141366358 us
--------------- round 16 ---------------
seed = 642976269
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit result/c5315_16_0_2401_47.5.blif
time = 150658744 us
--------------- round 17 ---------------
seed = 1504631647
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit result/c5315_17_0_2399_47.5.blif
time = 159938428 us
--------------- round 18 ---------------
seed = 3841944234
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit result/c5315_18_0_2398_47.5.blif
time = 169171507 us
--------------- round 19 ---------------
seed = 2119668568
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 946
output circuit result/c5315_19_0_2396_47.5.blif
time = 178407649 us
--------------- round 20 ---------------
seed = 3122607594
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit result/c5315_20_0_2394_47.5.blif
time = 187617575 us
--------------- round 21 ---------------
seed = 2849776328
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 944
output circuit result/c5315_21_0_2392_47.5.blif
time = 196794741 us
--------------- round 22 ---------------
seed = 1755664036
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 943
output circuit result/c5315_22_0_2390_47.5.blif
time = 205935240 us
--------------- round 23 ---------------
seed = 1671697830
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 942
output circuit result/c5315_23_0_2388_47.5.blif
time = 215087194 us
--------------- round 24 ---------------
seed = 1644403381
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 941
output circuit result/c5315_24_0_2387_47.5.blif
time = 224232026 us
--------------- round 25 ---------------
seed = 1773269363
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2386
delay = 47.4
#gates = 941
output circuit result/c5315_25_0_2386_47.4.blif
time = 233359779 us
--------------- round 26 ---------------
seed = 1038948152
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 940
output circuit result/c5315_26_0_2384_47.4.blif
time = 242496175 us
--------------- round 27 ---------------
seed = 2404942192
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit result/c5315_27_0_2383_47.4.blif
time = 251599342 us
--------------- round 28 ---------------
seed = 3427539536
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit result/c5315_28_0_2381_47.4.blif
time = 260672083 us
--------------- round 29 ---------------
seed = 2030952686
exceed error bound
