# Reading pref.tcl
# do cookie_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying H:/FPGA/program/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_pll_vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:13 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_pll_vga.v 
# -- Compiling module ip_pll_vga
# 
# Top level modules:
# 	ip_pll_vga
# End time: 19:50:14 on Jan 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_pll_internal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:14 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_pll_internal.v 
# -- Compiling module ip_pll_internal
# 
# Top level modules:
# 	ip_pll_internal
# End time: 19:50:14 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_LRU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:15 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_LRU.v 
# -- Compiling module ip_cache_LRU
# 
# Top level modules:
# 	ip_cache_LRU
# End time: 19:50:15 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_dirty.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:15 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_dirty.v 
# -- Compiling module ip_cache_dirty
# 
# Top level modules:
# 	ip_cache_dirty
# End time: 19:50:16 on Jan 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:16 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_data.v 
# -- Compiling module ip_cache_data
# 
# Top level modules:
# 	ip_cache_data
# End time: 19:50:16 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_addr_way3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:16 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_addr_way3.v 
# -- Compiling module ip_cache_addr_way3
# 
# Top level modules:
# 	ip_cache_addr_way3
# End time: 19:50:17 on Jan 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_addr_way2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:17 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_addr_way2.v 
# -- Compiling module ip_cache_addr_way2
# 
# Top level modules:
# 	ip_cache_addr_way2
# End time: 19:50:17 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_addr_way1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:17 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_addr_way1.v 
# -- Compiling module ip_cache_addr_way1
# 
# Top level modules:
# 	ip_cache_addr_way1
# End time: 19:50:18 on Jan 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/ip_cache_addr_way0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:18 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/ip_cache_addr_way0.v 
# -- Compiling module ip_cache_addr_way0
# 
# Top level modules:
# 	ip_cache_addr_way0
# End time: 19:50:18 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie/db {H:/FPGA/projects/cookie/db/ip_pll_internal_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:18 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie/db" H:/FPGA/projects/cookie/db/ip_pll_internal_altpll.v 
# -- Compiling module ip_pll_internal_altpll
# 
# Top level modules:
# 	ip_pll_internal_altpll
# End time: 19:50:19 on Jan 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie/db {H:/FPGA/projects/cookie/db/ip_pll_vga_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:19 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie/db" H:/FPGA/projects/cookie/db/ip_pll_vga_altpll.v 
# -- Compiling module ip_pll_vga_altpll
# 
# Top level modules:
# 	ip_pll_vga_altpll
# End time: 19:50:19 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/FPGA/projects/cookie {H:/FPGA/projects/cookie/top_cookie.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:20 on Jan 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+H:/FPGA/projects/cookie" H:/FPGA/projects/cookie/top_cookie.sv 
# -- Compiling module dram_controller
# -- Compiling module cache_LRU_sub_read_through_write
# -- Compiling module cache_LRU_old
# -- Compiling module cache_LRU
# -- Compiling module cache_data
# -- Compiling module cache_way
# -- Compiling module lcell_1
# -- Compiling module lcell_2
# -- Compiling module lcell_3
# -- Compiling module lcell_4
# -- Compiling module lcell_5
# -- Compiling module lcell_6
# -- Compiling module lcell_16
# -- Compiling module lcell_26
# -- Compiling module split_cache_controller_segment
# -- Compiling module split_cache_controller
# -- Compiling module full_memory
# -- Compiling module fake_dram
# -- Compiling module vga_driver
# -- Compiling module division_remainder
# -- Compiling module generate_hex_display_base10
# -- Compiling module generate_hex_display_base16
# -- Compiling module core_executer
# -- Compiling module instruction_categorizer
# -- Compiling module instruction_conflict_detector
# -- Compiling module core_main
# -- Compiling module top_cookie
# -- Compiling module sim_enviroment
# 
# Top level modules:
# 	cache_LRU_old
# 	vga_driver
# 	generate_hex_display_base16
# 	top_cookie
# 	sim_enviroment
# End time: 19:50:20 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sim_enviroment
# vsim -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sim_enviroment 
# Start time: 19:50:20 on Jan 15,2021
# Loading sv_std.std
# Loading work.sim_enviroment
# Loading work.fake_dram
# Loading work.core_main
# Loading work.generate_hex_display_base10
# Loading work.division_remainder
# Loading work.core_executer
# Loading altera_mf_ver.lcell
# Loading work.full_memory
# Loading work.split_cache_controller
# Loading work.split_cache_controller_segment
# Loading work.lcell_5
# Loading work.lcell_1
# Loading work.lcell_4
# Loading work.lcell_6
# Loading work.lcell_3
# Loading work.lcell_2
# Loading work.lcell_26
# Loading work.lcell_16
# Loading work.cache_way
# Loading work.ip_cache_addr_way0
# Loading altera_mf_ver.altsyncram
# Loading work.ip_cache_addr_way1
# Loading work.ip_cache_addr_way2
# Loading work.ip_cache_addr_way3
# Loading work.cache_data
# Loading work.ip_cache_data
# Loading work.ip_cache_dirty
# Loading work.cache_LRU
# Loading work.cache_LRU_sub_read_through_write
# Loading work.ip_cache_LRU
# Loading work.dram_controller
# Loading work.instruction_categorizer
# Loading work.instruction_conflict_detector
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# add wave /sim_test_enviroment/*
# ** UI-Msg: (vish-4014) No objects found matching '/sim_test_enviroment/*'.
# Error in macro ./cookie_run_msim_rtl_verilog.do line 23
# ** UI-Msg: (vish-4014) No objects found matching '/sim_test_enviroment/*'.
#     while executing
# "add wave /sim_test_enviroment/*"
# End time: 19:51:18 on Jan 15,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
