<html><head><title>Icestorm: CCMN (register, 64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CCMN (register, 64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ccmn x0, x1, #0, hi</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td></tr></thead><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>3000</td><td>1001</td></tr></table></div></div></div></div><h2>Test 2: Latency 3->1</h2><div style="margin-left: 40px"><p>Chain cycles: 1</p><p>Code:</p><pre>  ccmn x0, x1, #0, hi
  cset x0, cc</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 1 chain cycle): 1.0030</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519415</td><td>20107</td><td>20214</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 1 chain cycle): 1.0030</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20018</td><td>519516</td><td>20018</td><td>20034</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: Latency 3->2</h2><div style="margin-left: 40px"><p>Chain cycles: 1</p><p>Code:</p><pre>  ccmn x0, x1, #0, hi
  cset x1, cc</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 1 chain cycle): 1.0030</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519311</td><td>20107</td><td>20214</td><td>40228</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20107</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr><tr><td>20204</td><td>20030</td><td>20101</td><td>20101</td><td>20108</td><td>519548</td><td>20108</td><td>20216</td><td>40232</td><td>20001</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 1 chain cycle): 1.0030</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20018</td><td>519454</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519956</td><td>20058</td><td>20080</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr><tr><td>20024</td><td>20030</td><td>20011</td><td>20011</td><td>20010</td><td>519598</td><td>20010</td><td>20020</td><td>40020</td><td>20001</td><td>10010</td></tr></table></div></div></div></div><h2>Test 4: Latency 3->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ccmn x0, x1, #0, hi</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(non-fused SUB/CBNZ loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0030</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10212</td><td>254581</td><td>10211</td><td>10214</td><td>30242</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>30224</td><td>10101</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0030</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10029</td><td>255086</td><td>10029</td><td>10030</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>30020</td><td>10011</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7889</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>63251</td><td>160112</td><td>160112</td><td>160118</td><td>686288</td><td>160122</td><td>160222</td><td>240227</td><td>0</td><td>160013</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63083</td><td>160112</td><td>160112</td><td>160117</td><td>691935</td><td>160118</td><td>160220</td><td>240236</td><td>0</td><td>160018</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63127</td><td>160115</td><td>160115</td><td>160120</td><td>686358</td><td>160118</td><td>160220</td><td>240236</td><td>0</td><td>160014</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63141</td><td>160117</td><td>160117</td><td>160123</td><td>691935</td><td>160118</td><td>160220</td><td>240230</td><td>0</td><td>160011</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63147</td><td>160113</td><td>160113</td><td>160119</td><td>687239</td><td>160115</td><td>160216</td><td>240224</td><td>0</td><td>160010</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63125</td><td>160112</td><td>160112</td><td>160118</td><td>688095</td><td>160118</td><td>160220</td><td>240230</td><td>0</td><td>160012</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160205</td><td>62591</td><td>160148</td><td>160148</td><td>160153</td><td>692101</td><td>160118</td><td>160220</td><td>240230</td><td>0</td><td>160012</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63130</td><td>160115</td><td>160115</td><td>160120</td><td>686737</td><td>160124</td><td>160224</td><td>240230</td><td>0</td><td>160012</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63144</td><td>160115</td><td>160115</td><td>160120</td><td>690395</td><td>160120</td><td>160220</td><td>240224</td><td>0</td><td>160010</td><td>0</td><td>0</td><td>100</td></tr><tr><td>160204</td><td>63130</td><td>160115</td><td>160115</td><td>160120</td><td>688458</td><td>160120</td><td>160224</td><td>240230</td><td>0</td><td>160012</td><td>0</td><td>0</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7830</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>64516</td><td>160021</td><td>160021</td><td>160026</td><td>697644</td><td>160026</td><td>160038</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>63340</td><td>160011</td><td>160011</td><td>160010</td><td>671925</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62555</td><td>160011</td><td>160011</td><td>160010</td><td>671333</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62697</td><td>160011</td><td>160011</td><td>160010</td><td>671386</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62560</td><td>160011</td><td>160011</td><td>160010</td><td>669800</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62637</td><td>160011</td><td>160011</td><td>160010</td><td>672174</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62590</td><td>160011</td><td>160011</td><td>160010</td><td>670030</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62704</td><td>160011</td><td>160011</td><td>160010</td><td>672298</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62561</td><td>160011</td><td>160011</td><td>160010</td><td>669949</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr><tr><td>160025</td><td>62702</td><td>160064</td><td>160064</td><td>160072</td><td>668811</td><td>160010</td><td>160020</td><td>240020</td><td>160001</td><td>10</td></tr></table></div></div></div></div><h2>Test 6: throughput</h2><div style="margin-left: 40px"><p>Count: 4</p><p>Code:</p><pre>  fcmp s0, s0
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi</pre><div><input type="checkbox" id="checkbox-14" checked="checked"><label for="checkbox-14"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5996</p><div><input type="checkbox" id="checkbox-15" checked="checked"><label for="checkbox-15"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>50204</td><td>24023</td><td>50105</td><td>40102</td><td>10003</td><td>40112</td><td>10004</td><td>315483</td><td>40017</td><td>50118</td><td>40214</td><td>10004</td><td>120239</td><td>20008</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>24101</td><td>50106</td><td>40103</td><td>10003</td><td>40113</td><td>10004</td><td>315011</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>120242</td><td>20008</td><td>40004</td><td>100</td></tr><tr><td>50204</td><td>23982</td><td>50105</td><td>40102</td><td>10003</td><td>40112</td><td>10004</td><td>315447</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>120227</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>24138</td><td>50105</td><td>40103</td><td>10002</td><td>40110</td><td>10003</td><td>315132</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>120227</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>23987</td><td>50104</td><td>40101</td><td>10003</td><td>40112</td><td>10004</td><td>314801</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>120236</td><td>20008</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>23979</td><td>50103</td><td>40101</td><td>10002</td><td>40109</td><td>10003</td><td>315522</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>120236</td><td>20008</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>23999</td><td>50105</td><td>40102</td><td>10003</td><td>40112</td><td>10004</td><td>315087</td><td>40017</td><td>50119</td><td>40216</td><td>10004</td><td>120227</td><td>20006</td><td>40003</td><td>100</td></tr><tr><td>50204</td><td>23992</td><td>50105</td><td>40102</td><td>10003</td><td>40112</td><td>10004</td><td>315619</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>120227</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>23966</td><td>50104</td><td>40101</td><td>10003</td><td>40109</td><td>10003</td><td>315070</td><td>40013</td><td>50112</td><td>40209</td><td>10003</td><td>120236</td><td>20008</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>23994</td><td>50110</td><td>40107</td><td>10003</td><td>40115</td><td>10004</td><td>315702</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>120236</td><td>20008</td><td>40001</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5998</p><div><input type="checkbox" id="checkbox-16" checked="checked"><label for="checkbox-16"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>50024</td><td>24127</td><td>50018</td><td>40015</td><td>10003</td><td>40020</td><td>10003</td><td>317171</td><td>40022</td><td>50032</td><td>40037</td><td>10005</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23972</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316169</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24053</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315708</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24003</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316461</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24038</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316681</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24030</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315898</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24022</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316333</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23981</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316677</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23974</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>317393</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23993</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316143</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>120020</td><td>20000</td><td>40001</td><td>10</td></tr></table></div></div></div></div><h2>Test 7: throughput</h2><div style="margin-left: 40px"><p>Count: 7</p><p>Code:</p><pre>  ands xzr, xzr, xzr
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi
  ccmn x0, x1, #0, hi</pre><div><input type="checkbox" id="checkbox-17" checked="checked"><label for="checkbox-17"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5568</p><div><input type="checkbox" id="checkbox-18" checked="checked"><label for="checkbox-18"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>80204</td><td>38944</td><td>80109</td><td>80109</td><td>80113</td><td>550147</td><td>80117</td><td>80218</td><td>210236</td><td>80007</td><td>100</td></tr><tr><td>80204</td><td>38922</td><td>80106</td><td>80106</td><td>80112</td><td>548136</td><td>80155</td><td>80256</td><td>210242</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38967</td><td>80103</td><td>80103</td><td>80111</td><td>549137</td><td>80108</td><td>80208</td><td>210242</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38949</td><td>80104</td><td>80104</td><td>80108</td><td>549880</td><td>80111</td><td>80212</td><td>210230</td><td>80003</td><td>100</td></tr><tr><td>80204</td><td>38989</td><td>80109</td><td>80109</td><td>80116</td><td>548756</td><td>80116</td><td>80216</td><td>210242</td><td>80005</td><td>100</td></tr><tr><td>80204</td><td>39005</td><td>80105</td><td>80105</td><td>80114</td><td>550503</td><td>80116</td><td>80216</td><td>210230</td><td>80003</td><td>100</td></tr><tr><td>80204</td><td>39003</td><td>80104</td><td>80104</td><td>80111</td><td>550390</td><td>80116</td><td>80216</td><td>210242</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38937</td><td>80104</td><td>80104</td><td>80114</td><td>548220</td><td>80111</td><td>80212</td><td>210242</td><td>80006</td><td>100</td></tr><tr><td>80204</td><td>38984</td><td>80103</td><td>80103</td><td>80108</td><td>550455</td><td>80114</td><td>80216</td><td>210221</td><td>80005</td><td>100</td></tr><tr><td>80204</td><td>38970</td><td>80104</td><td>80104</td><td>80114</td><td>549185</td><td>80108</td><td>80208</td><td>210230</td><td>80004</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5558</p><div><input type="checkbox" id="checkbox-19" checked="checked"><label for="checkbox-19"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>80024</td><td>39215</td><td>80030</td><td>80030</td><td>80039</td><td>0</td><td>549469</td><td>0</td><td>0</td><td>80039</td><td>80040</td><td>0</td><td>0</td><td>210065</td><td>80017</td><td>10</td></tr><tr><td>80024</td><td>38891</td><td>80028</td><td>80028</td><td>80038</td><td>0</td><td>547424</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38981</td><td>80028</td><td>80028</td><td>80038</td><td>7084</td><td>800340</td><td>158584</td><td>4385</td><td>96253</td><td>93239</td><td>8403</td><td>79</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80025</td><td>38946</td><td>80058</td><td>80058</td><td>80082</td><td>0</td><td>548164</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38851</td><td>80021</td><td>80021</td><td>80020</td><td>0</td><td>546608</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38881</td><td>80021</td><td>80021</td><td>80020</td><td>0</td><td>547196</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210185</td><td>80056</td><td>10</td></tr><tr><td>80024</td><td>38911</td><td>80021</td><td>80021</td><td>80020</td><td>0</td><td>544422</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38938</td><td>80021</td><td>80021</td><td>80020</td><td>0</td><td>548164</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38872</td><td>80021</td><td>80021</td><td>80020</td><td>0</td><td>548130</td><td>0</td><td>0</td><td>80079</td><td>80081</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38957</td><td>80021</td><td>80021</td><td>80020</td><td>0</td><td>545261</td><td>0</td><td>0</td><td>80020</td><td>80020</td><td>0</td><td>0</td><td>210020</td><td>80011</td><td>10</td></tr></table></div></div></div></div></body></html>