Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  8 09:39:08 2024
| Host         : LGORVKE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    72 |
|    Minimum number of control sets                        |    72 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    72 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           63 |
| No           | No                    | Yes                    |             401 |          146 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |            1984 |         1955 |
| Yes          | No                    | Yes                    |              87 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------+----------------------+------------------+----------------+
|            Clock Signal           |                Enable Signal                |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------+----------------------+------------------+----------------+
|  OUTMODULE/clk_inst/inst/clk_out1 |                                             |                      |                1 |              1 |
|  clk_BUFG                         | INPUTMODULE/dotpos[3]_i_1_n_0               | RISCVCPU/rEM/rst_n_0 |                2 |              4 |
|  OUTMODULE/clk_inst/inst/clk_out1 | OUTMODULE/vgactr/v_addr[8]_i_1_n_0          | RISCVCPU/rEM/rst_n_0 |                2 |              9 |
|  OUTMODULE/clk_inst/inst/clk_out1 | OUTMODULE/vgactr/vcnt[9]_i_1_n_0            | RISCVCPU/rEM/rst_n_0 |                2 |             10 |
|  clk_in_IBUF_BUFG                 |                                             | RISCVCPU/rEM/rst_n_0 |                8 |             29 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_12[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_9[0]         |                      |               32 |             32 |
|  clk_BUFG                         | INPUTMODULE/headin[0]_i_1_n_0               | RISCVCPU/rEM/rst_n_0 |                8 |             32 |
|  clk_BUFG                         | INPUTMODULE/legsin[0]_i_1_n_0               | RISCVCPU/rEM/rst_n_0 |                8 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/E[0]                           |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_13[0]  |                      |               23 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_16[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_18[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_19[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_2[0]   |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_23[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_17[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_20[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_11[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_21[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_22[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_24[0]  |                      |               29 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_25[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_26[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_27[0]  |                      |               31 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_28[0]  |                      |               30 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_29[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_10[0]  |                      |               31 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_12[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_14[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_15[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_35[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_3[0]   |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_9[0]   |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_8[0]   |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_31[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_34[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_4[0]   |                      |               31 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_7[0]   |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_33[0]  |                      |               31 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_6[0]   |                      |               31 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_36[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_38[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_32[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_30[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_37[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_41[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_40[0]  |                      |               29 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_5[0]   |                      |               29 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/MemWrite_MEM_reg_rep__4_39[0]  |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/RW_type_MEM_reg[0]_rep__6_0[0] |                      |               28 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_7[0]         |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_23[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_17[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_6[0]         |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_11[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_20[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_21[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_13[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_15[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[2]_1[0]         |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_16[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_22[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[2]_0[0]         |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_19[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_8[0]         |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_18[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_14[0]        |                      |               32 |             32 |
| ~clk_BUFG                         | RISCVCPU/rEM/aluout_MEM_reg[1]_10[0]        |                      |               32 |             32 |
|  OUTMODULE/clk_inst/inst/clk_out1 |                                             | RISCVCPU/rEM/rst_n_0 |               15 |             33 |
| ~clk_BUFG                         |                                             |                      |               80 |            208 |
|  clk_BUFG                         |                                             | RISCVCPU/rEM/rst_n_0 |              128 |            359 |
+-----------------------------------+---------------------------------------------+----------------------+------------------+----------------+


