<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\impl\gwsynthesis\Y8960_Cartridge_TangPrimer25K.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\Y8960_Cartridge_TangPrimer25K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 21 18:44:33 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2113</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2200</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_14m_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>100.000(MHz)</td>
<td>107.602(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.707</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>9.251</td>
</tr>
<tr>
<td>2</td>
<td>0.923</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_10_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.014</td>
</tr>
<tr>
<td>3</td>
<td>0.947</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_9_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>8.980</td>
</tr>
<tr>
<td>4</td>
<td>0.992</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_8_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>8.966</td>
</tr>
<tr>
<td>5</td>
<td>1.044</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>8.914</td>
</tr>
<tr>
<td>6</td>
<td>1.147</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_6_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>8.811</td>
</tr>
<tr>
<td>7</td>
<td>1.304</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_5_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>8.654</td>
</tr>
<tr>
<td>8</td>
<td>1.559</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_10_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>8.346</td>
</tr>
<tr>
<td>9</td>
<td>1.591</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.345</td>
</tr>
<tr>
<td>10</td>
<td>1.618</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_9_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>8.069</td>
</tr>
<tr>
<td>11</td>
<td>1.618</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_14_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>8.069</td>
</tr>
<tr>
<td>12</td>
<td>1.660</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>8.297</td>
</tr>
<tr>
<td>13</td>
<td>1.800</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_9_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>8.134</td>
</tr>
<tr>
<td>14</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_10_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>15</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_11_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>16</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_12_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>17</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_13_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>18</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_21_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>19</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_26_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>20</td>
<td>1.807</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_27_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.881</td>
</tr>
<tr>
<td>21</td>
<td>1.900</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>8.034</td>
</tr>
<tr>
<td>22</td>
<td>1.902</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_20_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.051</td>
<td>7.736</td>
</tr>
<tr>
<td>23</td>
<td>1.906</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_15_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>7.771</td>
</tr>
<tr>
<td>24</td>
<td>1.911</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_16_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.041</td>
<td>7.736</td>
</tr>
<tr>
<td>25</td>
<td>1.911</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_19_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.041</td>
<td>7.736</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0/Q</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0/Q</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.278</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0/Q</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.484</td>
<td>3.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_28_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.485</td>
<td>3.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.485</td>
<td>3.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.488</td>
<td>3.738</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_slot/ff_slot_address_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.488</td>
<td>3.738</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_slot/ff_slot_address_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.488</td>
<td>3.738</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_slot/ff_rdata_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.489</td>
<td>3.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_24_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.489</td>
<td>3.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_23_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.489</td>
<td>3.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_20_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.489</td>
<td>3.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_22_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1537_s/CIN</td>
</tr>
<tr>
<td>10.383</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1537_s/COUT</td>
</tr>
<tr>
<td>10.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1536_s/CIN</td>
</tr>
<tr>
<td>10.433</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1536_s/COUT</td>
</tr>
<tr>
<td>10.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1535_s/CIN</td>
</tr>
<tr>
<td>10.483</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1535_s/COUT</td>
</tr>
<tr>
<td>10.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1534_s/CIN</td>
</tr>
<tr>
<td>10.533</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1534_s/COUT</td>
</tr>
<tr>
<td>10.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1533_s/CIN</td>
</tr>
<tr>
<td>10.583</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1533_s/COUT</td>
</tr>
<tr>
<td>11.390</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1544_s3/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1544_s3/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.050, 43.778%; route: 4.819, 52.088%; tC2Q: 0.382, 4.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1537_s/CIN</td>
</tr>
<tr>
<td>10.383</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1537_s/COUT</td>
</tr>
<tr>
<td>10.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1536_s/CIN</td>
</tr>
<tr>
<td>10.433</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1536_s/COUT</td>
</tr>
<tr>
<td>10.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1535_s/CIN</td>
</tr>
<tr>
<td>10.483</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1535_s/COUT</td>
</tr>
<tr>
<td>10.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1534_s/CIN</td>
</tr>
<tr>
<td>10.533</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1534_s/COUT</td>
</tr>
<tr>
<td>10.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1533_s/CIN</td>
</tr>
<tr>
<td>10.777</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1533_s/SUM</td>
</tr>
<tr>
<td>11.351</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1545_s2/I2</td>
</tr>
<tr>
<td>11.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1545_s2/F</td>
</tr>
<tr>
<td>11.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_10_s0/CLK</td>
</tr>
<tr>
<td>12.536</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.045, 44.876%; route: 4.586, 50.881%; tC2Q: 0.382, 4.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1537_s/CIN</td>
</tr>
<tr>
<td>10.383</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1537_s/COUT</td>
</tr>
<tr>
<td>10.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1536_s/CIN</td>
</tr>
<tr>
<td>10.433</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1536_s/COUT</td>
</tr>
<tr>
<td>10.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1535_s/CIN</td>
</tr>
<tr>
<td>10.483</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1535_s/COUT</td>
</tr>
<tr>
<td>10.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1534_s/CIN</td>
</tr>
<tr>
<td>10.785</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1534_s/SUM</td>
</tr>
<tr>
<td>11.063</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1546_s2/I2</td>
</tr>
<tr>
<td>11.580</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1546_s2/F</td>
</tr>
<tr>
<td>11.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_9_s0/CLK</td>
</tr>
<tr>
<td>12.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 47.954%; route: 4.291, 47.787%; tC2Q: 0.382, 4.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1537_s/CIN</td>
</tr>
<tr>
<td>10.383</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1537_s/COUT</td>
</tr>
<tr>
<td>10.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1536_s/CIN</td>
</tr>
<tr>
<td>10.433</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1536_s/COUT</td>
</tr>
<tr>
<td>10.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1535_s/CIN</td>
</tr>
<tr>
<td>10.677</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1535_s/SUM</td>
</tr>
<tr>
<td>11.050</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1547_s2/I2</td>
</tr>
<tr>
<td>11.566</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1547_s2/F</td>
</tr>
<tr>
<td>11.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_8_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.199, 46.828%; route: 4.385, 48.906%; tC2Q: 0.382, 4.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1537_s/CIN</td>
</tr>
<tr>
<td>10.383</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1537_s/COUT</td>
</tr>
<tr>
<td>10.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1536_s/CIN</td>
</tr>
<tr>
<td>10.680</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1536_s/SUM</td>
</tr>
<tr>
<td>11.052</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1548_s2/I2</td>
</tr>
<tr>
<td>11.513</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1548_s2/F</td>
</tr>
<tr>
<td>11.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_7_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.146, 46.515%; route: 4.385, 49.194%; tC2Q: 0.382, 4.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1537_s/CIN</td>
</tr>
<tr>
<td>10.577</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1537_s/SUM</td>
</tr>
<tr>
<td>10.950</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1549_s2/I2</td>
</tr>
<tr>
<td>11.411</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1549_s2/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_6_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.044, 45.893%; route: 4.385, 49.766%; tC2Q: 0.382, 4.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.283</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/COUT</td>
</tr>
<tr>
<td>10.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_dual_ssg/ssg_core1/n1538_s/CIN</td>
</tr>
<tr>
<td>10.580</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1538_s/SUM</td>
</tr>
<tr>
<td>10.737</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1550_s2/I2</td>
</tr>
<tr>
<td>11.253</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1550_s2/F</td>
</tr>
<tr>
<td>11.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_5_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.101, 47.393%; route: 4.170, 48.187%; tC2Q: 0.382, 4.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/I2</td>
</tr>
<tr>
<td>4.934</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.071</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.569</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.032</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>6.560</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/I3</td>
</tr>
<tr>
<td>7.076</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_out_level_0_s33/S0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_out_level_0_s33/O</td>
</tr>
<tr>
<td>8.786</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1398_s/I0</td>
</tr>
<tr>
<td>9.349</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1398_s/COUT</td>
</tr>
<tr>
<td>9.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C36[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1397_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1397_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1396_s/CIN</td>
</tr>
<tr>
<td>9.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1396_s/COUT</td>
</tr>
<tr>
<td>9.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1395_s/CIN</td>
</tr>
<tr>
<td>9.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1395_s/COUT</td>
</tr>
<tr>
<td>9.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][A]</td>
<td>u_dual_ssg/ssg_core0/n1394_s/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1394_s/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td>u_dual_ssg/ssg_core0/n1393_s/CIN</td>
</tr>
<tr>
<td>9.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1393_s/COUT</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1392_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1392_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1391_s/CIN</td>
</tr>
<tr>
<td>9.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1391_s/COUT</td>
</tr>
<tr>
<td>9.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1390_s/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1390_s/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1389_s/CIN</td>
</tr>
<tr>
<td>9.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1389_s/COUT</td>
</tr>
<tr>
<td>9.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[2][A]</td>
<td>u_dual_ssg/ssg_core0/n1388_s/CIN</td>
</tr>
<tr>
<td>10.043</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1388_s/SUM</td>
</tr>
<tr>
<td>10.451</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1400_s2/I2</td>
</tr>
<tr>
<td>10.968</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1400_s2/F</td>
</tr>
<tr>
<td>10.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_mixer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_10_s0/CLK</td>
</tr>
<tr>
<td>12.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.961, 47.461%; route: 4.003, 47.956%; tC2Q: 0.382, 4.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/I2</td>
</tr>
<tr>
<td>4.934</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.071</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.569</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.032</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>6.560</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/I3</td>
</tr>
<tr>
<td>7.076</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_out_level_0_s33/S0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_out_level_0_s33/O</td>
</tr>
<tr>
<td>8.786</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1398_s/I0</td>
</tr>
<tr>
<td>9.349</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1398_s/COUT</td>
</tr>
<tr>
<td>9.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C36[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1397_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1397_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1396_s/CIN</td>
</tr>
<tr>
<td>9.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1396_s/COUT</td>
</tr>
<tr>
<td>9.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1395_s/CIN</td>
</tr>
<tr>
<td>9.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1395_s/COUT</td>
</tr>
<tr>
<td>9.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][A]</td>
<td>u_dual_ssg/ssg_core0/n1394_s/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1394_s/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td>u_dual_ssg/ssg_core0/n1393_s/CIN</td>
</tr>
<tr>
<td>9.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1393_s/COUT</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1392_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1392_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1391_s/CIN</td>
</tr>
<tr>
<td>9.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1391_s/COUT</td>
</tr>
<tr>
<td>9.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1390_s/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1390_s/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1389_s/CIN</td>
</tr>
<tr>
<td>9.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1389_s/COUT</td>
</tr>
<tr>
<td>9.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[2][A]</td>
<td>u_dual_ssg/ssg_core0/n1388_s/CIN</td>
</tr>
<tr>
<td>9.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1388_s/COUT</td>
</tr>
<tr>
<td>10.440</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1399_s3/I3</td>
</tr>
<tr>
<td>10.966</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1399_s3/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.777, 45.267%; route: 4.185, 50.150%; tC2Q: 0.382, 4.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.716</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_9_s0/CLK</td>
</tr>
<tr>
<td>12.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.006%; route: 5.104, 63.253%; tC2Q: 0.382, 4.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.716</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_14_s0/CLK</td>
</tr>
<tr>
<td>12.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.006%; route: 5.104, 63.253%; tC2Q: 0.382, 4.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_0_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/I3</td>
</tr>
<tr>
<td>5.032</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.711</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.128</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>7.188</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/I3</td>
</tr>
<tr>
<td>7.650</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s37/I2</td>
</tr>
<tr>
<td>8.536</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s37/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>u_dual_ssg/ssg_core1/w_out_level_1_s33/I1</td>
</tr>
<tr>
<td>8.672</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/w_out_level_1_s33/O</td>
</tr>
<tr>
<td>9.571</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1542_s/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1542_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1541_s/CIN</td>
</tr>
<tr>
<td>10.183</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1541_s/COUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_dual_ssg/ssg_core1/n1540_s/CIN</td>
</tr>
<tr>
<td>10.233</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1540_s/COUT</td>
</tr>
<tr>
<td>10.233</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_dual_ssg/ssg_core1/n1539_s/CIN</td>
</tr>
<tr>
<td>10.477</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1539_s/SUM</td>
</tr>
<tr>
<td>10.635</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/n1551_s2/I2</td>
</tr>
<tr>
<td>10.897</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1551_s2/F</td>
</tr>
<tr>
<td>10.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_4_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.745, 45.134%; route: 4.170, 50.256%; tC2Q: 0.382, 4.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/I2</td>
</tr>
<tr>
<td>4.934</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.071</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.569</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.032</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>6.560</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/I3</td>
</tr>
<tr>
<td>7.076</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_out_level_0_s33/S0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_out_level_0_s33/O</td>
</tr>
<tr>
<td>8.786</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1398_s/I0</td>
</tr>
<tr>
<td>9.349</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1398_s/COUT</td>
</tr>
<tr>
<td>9.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C36[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1397_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1397_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1396_s/CIN</td>
</tr>
<tr>
<td>9.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1396_s/COUT</td>
</tr>
<tr>
<td>9.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1395_s/CIN</td>
</tr>
<tr>
<td>9.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1395_s/COUT</td>
</tr>
<tr>
<td>9.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][A]</td>
<td>u_dual_ssg/ssg_core0/n1394_s/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1394_s/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td>u_dual_ssg/ssg_core0/n1393_s/CIN</td>
</tr>
<tr>
<td>9.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1393_s/COUT</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1392_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1392_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1391_s/CIN</td>
</tr>
<tr>
<td>9.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1391_s/COUT</td>
</tr>
<tr>
<td>9.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1390_s/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1390_s/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1389_s/CIN</td>
</tr>
<tr>
<td>10.050</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1389_s/SUM</td>
</tr>
<tr>
<td>10.239</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_dual_ssg/ssg_core0/n1401_s2/I2</td>
</tr>
<tr>
<td>10.755</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1401_s2/F</td>
</tr>
<tr>
<td>10.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_mixer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_9_s0/CLK</td>
</tr>
<tr>
<td>12.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.969, 48.794%; route: 3.783, 46.504%; tC2Q: 0.382, 4.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_10_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_11_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_12_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_13_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_21_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_26_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.529</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][B]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_27_s0/CLK</td>
</tr>
<tr>
<td>12.336</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[2][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 32.768%; route: 4.916, 62.379%; tC2Q: 0.382, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.782%; route: 1.965, 74.218%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_1_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/I2</td>
</tr>
<tr>
<td>4.934</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10/F</td>
</tr>
<tr>
<td>5.071</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/I3</td>
</tr>
<tr>
<td>5.569</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/I3</td>
</tr>
<tr>
<td>6.032</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4/F</td>
</tr>
<tr>
<td>6.560</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/I3</td>
</tr>
<tr>
<td>7.076</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>u_dual_ssg/ssg_core0/w_out_level_0_s33/S0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/w_out_level_0_s33/O</td>
</tr>
<tr>
<td>8.786</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1398_s/I0</td>
</tr>
<tr>
<td>9.349</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1398_s/COUT</td>
</tr>
<tr>
<td>9.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C36[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1397_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1397_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1396_s/CIN</td>
</tr>
<tr>
<td>9.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1396_s/COUT</td>
</tr>
<tr>
<td>9.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1395_s/CIN</td>
</tr>
<tr>
<td>9.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1395_s/COUT</td>
</tr>
<tr>
<td>9.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][A]</td>
<td>u_dual_ssg/ssg_core0/n1394_s/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1394_s/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td>u_dual_ssg/ssg_core0/n1393_s/CIN</td>
</tr>
<tr>
<td>9.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1393_s/COUT</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1392_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1392_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C37[0][B]</td>
<td>u_dual_ssg/ssg_core0/n1391_s/CIN</td>
</tr>
<tr>
<td>9.950</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1391_s/SUM</td>
</tr>
<tr>
<td>10.139</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_dual_ssg/ssg_core0/n1403_s2/I2</td>
</tr>
<tr>
<td>10.655</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1403_s2/F</td>
</tr>
<tr>
<td>10.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_mixer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_7_s0/CLK</td>
</tr>
<tr>
<td>12.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.869, 48.156%; route: 3.783, 47.083%; tC2Q: 0.382, 4.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s50/I0</td>
</tr>
<tr>
<td>4.781</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s50/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_msx_timer/n107_s16/I0</td>
</tr>
<tr>
<td>5.317</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/n107_s16/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_msx_timer/n107_s9/I2</td>
</tr>
<tr>
<td>6.001</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/n107_s9/F</td>
</tr>
<tr>
<td>6.523</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s9/I0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s9/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s2/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s2/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_31_s3/I1</td>
</tr>
<tr>
<td>8.592</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C39[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.401</td>
<td>1.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core3/ff_counter_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_20_s0/CLK</td>
</tr>
<tr>
<td>12.303</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.882, 37.260%; route: 4.471, 57.796%; tC2Q: 0.382, 4.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/CLK</td>
</tr>
<tr>
<td>3.030</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_reso_2_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s51/I3</td>
</tr>
<tr>
<td>5.463</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C45[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s51/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s23/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C44[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s23/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s11/I0</td>
</tr>
<tr>
<td>7.369</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s11/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_msx_timer/u_msx_timer_core0/n612_s3/I0</td>
</tr>
<tr>
<td>8.278</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R26C42[0][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n612_s3/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/I2</td>
</tr>
<tr>
<td>9.671</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_15_s0/CLK</td>
</tr>
<tr>
<td>12.324</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 33.231%; route: 4.806, 61.847%; tC2Q: 0.382, 4.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s50/I0</td>
</tr>
<tr>
<td>4.781</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s50/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_msx_timer/n107_s16/I0</td>
</tr>
<tr>
<td>5.317</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/n107_s16/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_msx_timer/n107_s9/I2</td>
</tr>
<tr>
<td>6.001</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/n107_s9/F</td>
</tr>
<tr>
<td>6.523</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s9/I0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s9/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s2/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s2/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_31_s3/I1</td>
</tr>
<tr>
<td>8.592</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C39[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.401</td>
<td>1.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core3/ff_counter_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_16_s0/CLK</td>
</tr>
<tr>
<td>12.312</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.882, 37.260%; route: 4.471, 57.796%; tC2Q: 0.382, 4.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s50/I0</td>
</tr>
<tr>
<td>4.781</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s50/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_msx_timer/n107_s16/I0</td>
</tr>
<tr>
<td>5.317</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/n107_s16/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>u_msx_timer/n107_s9/I2</td>
</tr>
<tr>
<td>6.001</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/n107_s9/F</td>
</tr>
<tr>
<td>6.523</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s9/I0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s9/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>u_msx_timer/u_msx_timer_core3/n612_s2/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/n612_s2/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_31_s3/I1</td>
</tr>
<tr>
<td>8.592</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C39[3][B]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core3/ff_counter_31_s3/F</td>
</tr>
<tr>
<td>10.401</td>
<td>1.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core3/ff_counter_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_19_s0/CLK</td>
</tr>
<tr>
<td>12.312</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.616%; route: 1.982, 74.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.882, 37.260%; route: 4.471, 57.796%; tC2Q: 0.382, 4.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1084_s2/I0</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1084_s2/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_dual_ssg/ssg_core1/n982_s2/I0</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n982_s2/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_dual_ssg/ssg_core1/n880_s2/I0</td>
</tr>
<tr>
<td>1.673</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n880_s2/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1544_s3/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1544_s3/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/n1273_s0/I0</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1273_s0/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1021_s0/I2</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1021_s0/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/n820_s0/I2</td>
</tr>
<tr>
<td>1.681</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n820_s0/F</td>
</tr>
<tr>
<td>1.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.905%; route: 0.706, 51.095%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.905%; route: 0.706, 51.095%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_dual_ssg/ssg_core1/n817_s0/I2</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n817_s0/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_dual_ssg/ssg_core0/n939_s2/I0</td>
</tr>
<tr>
<td>1.685</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n939_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_dual_ssg/ssg_core0/n837_s2/I0</td>
</tr>
<tr>
<td>1.673</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n837_s2/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/n1399_s3/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1399_s3/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1113_s0/I3</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1113_s0/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_dual_ssg/ssg_core0/n777_s0/I2</td>
</tr>
<tr>
<td>1.673</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n777_s0/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_dual_ssg/ssg_core0/n776_s0/I3</td>
</tr>
<tr>
<td>1.678</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n776_s0/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.403</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/n672_s0/I2</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n672_s0/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_2_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_dual_ssg/ssg_core1/n20_s1/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n20_s1/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_4_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_dual_ssg/ssg_core1/n18_s0/I1</td>
</tr>
<tr>
<td>1.681</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n18_s0/F</td>
</tr>
<tr>
<td>1.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core2/ff_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/n151_s4/I0</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core2/n151_s4/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core2/ff_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core2/ff_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/n147_s2/I1</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core2/n147_s2/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core2/ff_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.394</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>u_msx_timer/u_msx_timer_core2/ff_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/n148_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" background: #97FFFF;">u_msx_timer/u_msx_timer_core0/n148_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">u_msx_timer/u_msx_timer_core0/ff_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1356_s4/I3</td>
</tr>
<tr>
<td>1.668</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1356_s4/F</td>
</tr>
<tr>
<td>1.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_dual_ssg/ssg_core1/n1266_s0/I2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n1266_s0/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>u_dual_ssg/ssg_core1/n925_s0/I2</td>
</tr>
<tr>
<td>1.678</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n925_s0/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_dual_ssg/ssg_core1/n916_s0/I2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core1/n916_s0/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/n1214_s2/I2</td>
</tr>
<tr>
<td>1.682</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">u_dual_ssg/ssg_core0/n1214_s2/F</td>
</tr>
<tr>
<td>1.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>726</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_28_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core3/ff_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_slot_address_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.666</td>
<td>1.978</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_slot_address_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_slot_address_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_slot_address_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.666</td>
<td>1.978</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_slot_address_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_slot_address_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_rdata_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.666</td>
<td>1.978</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_rdata_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_rdata_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.658</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_24_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.658</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.658</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_20_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.658</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_timer/u_msx_timer_core0/ff_counter_22_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>726</td>
<td>clk_14m_d</td>
<td>0.707</td>
<td>1.985</td>
</tr>
<tr>
<td>557</td>
<td>audio_mclk_d</td>
<td>4.651</td>
<td>2.408</td>
</tr>
<tr>
<td>48</td>
<td>u_dual_ssg/ff_ssg_state[0]</td>
<td>0.707</td>
<td>1.729</td>
</tr>
<tr>
<td>48</td>
<td>u_msx_timer/ff_reso[0]</td>
<td>1.908</td>
<td>1.615</td>
</tr>
<tr>
<td>44</td>
<td>u_msx_timer/ff_reso_2[0]</td>
<td>2.374</td>
<td>0.976</td>
</tr>
<tr>
<td>40</td>
<td>ff_enable</td>
<td>4.185</td>
<td>1.737</td>
</tr>
<tr>
<td>39</td>
<td>u_dual_ssg/ff_ssg_state[1]</td>
<td>1.136</td>
<td>1.526</td>
</tr>
<tr>
<td>39</td>
<td>u_msx_timer/ff_reso_1[0]</td>
<td>2.619</td>
<td>1.271</td>
</tr>
<tr>
<td>37</td>
<td>u_msx_timer/ff_register_index[0]</td>
<td>4.801</td>
<td>1.080</td>
</tr>
<tr>
<td>37</td>
<td>u_msx_timer/ff_reso_0[0]</td>
<td>2.699</td>
<td>1.283</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C80</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C55</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
