// Seed: 1929017438
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri0 id_8
);
  wire id_10, id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input supply0 void id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9
    , id_26,
    input wand id_10,
    input wor id_11,
    input tri id_12,
    output wand id_13,
    output supply1 id_14
    , id_27,
    output uwire id_15,
    output tri1 id_16,
    input wand id_17,
    output supply1 id_18,
    input supply1 id_19,
    input supply1 id_20,
    output wand id_21,
    output wire id_22,
    output logic id_23,
    input uwire id_24
);
  wire id_28, id_29;
  always_latch wait (1) id_23 <= 1 !== 1;
  integer id_30;
  wire id_31;
  module_0 modCall_1 (
      id_8,
      id_24,
      id_5,
      id_11,
      id_10,
      id_2,
      id_8,
      id_17,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
