set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[2]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[0]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_opmode[1]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_xcvrsel[1]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_linestate[0]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_linestate[1]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_opmode[0]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_xcvrsel[0]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[5]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[7]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[6]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[1]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[3]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[4]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[5]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[6]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_in[7]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[0]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[1]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[3]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[4]}]
set_property MARK_DEBUG true [get_nets {design_mips_i/usbh_host_0/utmi_data_out[2]}]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_data_t]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_dmpulldown]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_dppulldown]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_reset]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_rxactive]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_rxerror]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_rxvalid]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_termsel]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_txready]
set_property MARK_DEBUG true [get_nets design_mips_i/usbh_host_0/utmi_txvalid]


set_property MARK_DEBUG true [get_nets design_mips_i/altera_up_ps2_0/PS2_CLK_t]
set_property MARK_DEBUG true [get_nets design_mips_i/altera_up_ps2_0/PS2_DAT_t]
set_property MARK_DEBUG true [get_nets design_mips_i/altera_up_ps2_0/PS2_CLK_i]
set_property MARK_DEBUG true [get_nets design_mips_i/altera_up_ps2_0/PS2_DAT_i]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_mips_i/mig_7series_0/u_design_mips_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/cur_bit_0[0]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/cur_bit_0[1]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/cur_bit_0[2]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/cur_bit_0[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[1]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[2]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[3]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[4]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[5]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[6]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[7]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[8]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[9]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[10]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[11]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[12]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[13]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[14]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[15]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[16]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[17]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[18]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[19]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[20]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[21]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[22]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[23]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/waiting_counter_1[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[1]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[2]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[3]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[4]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[5]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[6]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[7]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[8]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[9]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[10]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[11]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[12]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[13]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[14]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[15]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[16]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[17]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[18]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[19]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[20]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[21]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[22]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[23]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/transfer_counter[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/s_ps2_transmitter[0]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/s_ps2_transmitter[1]} {design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/PS2_Command_Out/s_ps2_transmitter[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_mips_i/altera_up_ps2_0/PS2_CLK_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/ps2_clk_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_mips_i/altera_up_ps2_0/PS2_CLK_t]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_mips_i/altera_up_ps2_0/PS2_DAT_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_mips_i/altera_up_ps2_0/PS2_DAT_t]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_mips_i/altera_up_ps2_0/inst/PS2_Serial_Port/ps2_data_reg]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF]
