
Prueba2_Lectura_Envio_ESP_1LINEA_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a028  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0800a2c8  0800a2c8  0000b2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a810  0800a810  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a810  0800a810  0000b810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a818  0800a818  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a818  0800a818  0000b818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a81c  0800a81c  0000b81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800a820  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  240001d8  0800a9f8  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400061c  0800a9f8  0000c61c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010340  00000000  00000000  0000c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f62  00000000  00000000  0001c546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  0001e4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c9  00000000  00000000  0001f020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a105  00000000  00000000  0001f8e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f3b2  00000000  00000000  000599ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017d1de  00000000  00000000  00068da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e5f7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004294  00000000  00000000  001e5fc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  001ea258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a2b0 	.word	0x0800a2b0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800a2b0 	.word	0x0800a2b0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000aa8:	4b49      	ldr	r3, [pc, #292]	@ (8000bd0 <SystemInit+0x12c>)
 8000aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aae:	4a48      	ldr	r2, [pc, #288]	@ (8000bd0 <SystemInit+0x12c>)
 8000ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ab8:	4b45      	ldr	r3, [pc, #276]	@ (8000bd0 <SystemInit+0x12c>)
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	4a44      	ldr	r2, [pc, #272]	@ (8000bd0 <SystemInit+0x12c>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ac4:	4b43      	ldr	r3, [pc, #268]	@ (8000bd4 <SystemInit+0x130>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 030f 	and.w	r3, r3, #15
 8000acc:	2b06      	cmp	r3, #6
 8000ace:	d807      	bhi.n	8000ae0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <SystemInit+0x130>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f023 030f 	bic.w	r3, r3, #15
 8000ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd4 <SystemInit+0x130>)
 8000ada:	f043 0307 	orr.w	r3, r3, #7
 8000ade:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd8 <SystemInit+0x134>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a3c      	ldr	r2, [pc, #240]	@ (8000bd8 <SystemInit+0x134>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000aec:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <SystemInit+0x134>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000af2:	4b39      	ldr	r3, [pc, #228]	@ (8000bd8 <SystemInit+0x134>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	4938      	ldr	r1, [pc, #224]	@ (8000bd8 <SystemInit+0x134>)
 8000af8:	4b38      	ldr	r3, [pc, #224]	@ (8000bdc <SystemInit+0x138>)
 8000afa:	4013      	ands	r3, r2
 8000afc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000afe:	4b35      	ldr	r3, [pc, #212]	@ (8000bd4 <SystemInit+0x130>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d007      	beq.n	8000b1a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b0a:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <SystemInit+0x130>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 030f 	bic.w	r3, r3, #15
 8000b12:	4a30      	ldr	r2, [pc, #192]	@ (8000bd4 <SystemInit+0x130>)
 8000b14:	f043 0307 	orr.w	r3, r3, #7
 8000b18:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd8 <SystemInit+0x134>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b20:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd8 <SystemInit+0x134>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b26:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <SystemInit+0x134>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <SystemInit+0x134>)
 8000b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8000be0 <SystemInit+0x13c>)
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b32:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <SystemInit+0x134>)
 8000b34:	4a2b      	ldr	r2, [pc, #172]	@ (8000be4 <SystemInit+0x140>)
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <SystemInit+0x134>)
 8000b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8000be8 <SystemInit+0x144>)
 8000b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <SystemInit+0x134>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b44:	4b24      	ldr	r3, [pc, #144]	@ (8000bd8 <SystemInit+0x134>)
 8000b46:	4a28      	ldr	r2, [pc, #160]	@ (8000be8 <SystemInit+0x144>)
 8000b48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b4a:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <SystemInit+0x134>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b50:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <SystemInit+0x134>)
 8000b52:	4a25      	ldr	r2, [pc, #148]	@ (8000be8 <SystemInit+0x144>)
 8000b54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b56:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <SystemInit+0x134>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <SystemInit+0x134>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1d      	ldr	r2, [pc, #116]	@ (8000bd8 <SystemInit+0x134>)
 8000b62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <SystemInit+0x134>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <SystemInit+0x148>)
 8000b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b72:	4a1e      	ldr	r2, [pc, #120]	@ (8000bec <SystemInit+0x148>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf0 <SystemInit+0x14c>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <SystemInit+0x150>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b86:	d202      	bcs.n	8000b8e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x154>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b8e:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <SystemInit+0x134>)
 8000b90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d113      	bne.n	8000bc4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <SystemInit+0x134>)
 8000b9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <SystemInit+0x134>)
 8000ba4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ba8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <SystemInit+0x158>)
 8000bae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bb2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <SystemInit+0x134>)
 8000bb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bba:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <SystemInit+0x134>)
 8000bbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bc0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00
 8000bd4:	52002000 	.word	0x52002000
 8000bd8:	58024400 	.word	0x58024400
 8000bdc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000be0:	02020200 	.word	0x02020200
 8000be4:	01ff0000 	.word	0x01ff0000
 8000be8:	01010280 	.word	0x01010280
 8000bec:	580000c0 	.word	0x580000c0
 8000bf0:	5c001000 	.word	0x5c001000
 8000bf4:	ffff0000 	.word	0xffff0000
 8000bf8:	51008108 	.word	0x51008108
 8000bfc:	52004000 	.word	0x52004000

08000c00 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c0a:	f023 0302 	bic.w	r3, r3, #2
 8000c0e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c10:	bf00      	nop
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f9      	beq.n	8000c12 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c1e:	bf00      	nop
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	58024800 	.word	0x58024800

08000c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c36:	f000 feb1 	bl	800199c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c3a:	f000 f837 	bl	8000cac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c3e:	f000 f937 	bl	8000eb0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c42:	f000 f89d 	bl	8000d80 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000c46:	f000 f8e7 	bl	8000e18 <MX_USART3_UART_Init>
  {
	  static uint8_t buffer[300];
	  static uint16_t idx = 0;
	  uint8_t byte;

	  if (HAL_UART_Receive(&huart2, &byte, 1, 100) == HAL_OK)
 8000c4a:	1df9      	adds	r1, r7, #7
 8000c4c:	2364      	movs	r3, #100	@ 0x64
 8000c4e:	2201      	movs	r2, #1
 8000c50:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <main+0x70>)
 8000c52:	f004 f91f 	bl	8004e94 <HAL_UART_Receive>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d1f6      	bne.n	8000c4a <main+0x1a>
	  {
		  buffer[idx++] = byte;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <main+0x74>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	b291      	uxth	r1, r2
 8000c64:	4a0f      	ldr	r2, [pc, #60]	@ (8000ca4 <main+0x74>)
 8000c66:	8011      	strh	r1, [r2, #0]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	79f9      	ldrb	r1, [r7, #7]
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <main+0x78>)
 8000c6e:	5499      	strb	r1, [r3, r2]

		  if (byte == '\n')
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	2b0a      	cmp	r3, #10
 8000c74:	d1e9      	bne.n	8000c4a <main+0x1a>
		  {
			  buffer[idx] = '\0'; // convertir en string
 8000c76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <main+0x74>)
 8000c78:	881b      	ldrh	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <main+0x78>)
 8000c7e:	2100      	movs	r1, #0
 8000c80:	5499      	strb	r1, [r3, r2]
			  // 1️⃣ Mostrar lo recibido
//			  HAL_UART_Transmit(&huart3, buffer, idx, 1000);
//			  HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, 100);

			  // 2️⃣ Procesar el nodo
			  parseNodo((char*)buffer);
 8000c82:	4809      	ldr	r0, [pc, #36]	@ (8000ca8 <main+0x78>)
 8000c84:	f000 fb6a 	bl	800135c <parseNodo>

			  // reiniciar buffer
			  idx = 0;
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <main+0x74>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	801a      	strh	r2, [r3, #0]
			  memset(buffer, 0, sizeof(buffer));
 8000c8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000c92:	2100      	movs	r1, #0
 8000c94:	4804      	ldr	r0, [pc, #16]	@ (8000ca8 <main+0x78>)
 8000c96:	f006 fdf8 	bl	800788a <memset>

			  // 3️⃣ Intentar sacar promedios
			  procesarPromedio();
 8000c9a:	f000 f9c1 	bl	8001020 <procesarPromedio>
  {
 8000c9e:	e7d4      	b.n	8000c4a <main+0x1a>
 8000ca0:	24000270 	.word	0x24000270
 8000ca4:	24000398 	.word	0x24000398
 8000ca8:	2400039c 	.word	0x2400039c

08000cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b09c      	sub	sp, #112	@ 0x70
 8000cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb6:	224c      	movs	r2, #76	@ 0x4c
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f006 fde5 	bl	800788a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	2220      	movs	r2, #32
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f006 fddf 	bl	800788a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ccc:	2004      	movs	r0, #4
 8000cce:	f001 f997 	bl	8002000 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	603b      	str	r3, [r7, #0]
 8000cd6:	4b28      	ldr	r3, [pc, #160]	@ (8000d78 <SystemClock_Config+0xcc>)
 8000cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cda:	4a27      	ldr	r2, [pc, #156]	@ (8000d78 <SystemClock_Config+0xcc>)
 8000cdc:	f023 0301 	bic.w	r3, r3, #1
 8000ce0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000ce2:	4b25      	ldr	r3, [pc, #148]	@ (8000d78 <SystemClock_Config+0xcc>)
 8000ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	603b      	str	r3, [r7, #0]
 8000cec:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <SystemClock_Config+0xd0>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000cf4:	4a21      	ldr	r2, [pc, #132]	@ (8000d7c <SystemClock_Config+0xd0>)
 8000cf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d7c <SystemClock_Config+0xd0>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d04:	603b      	str	r3, [r7, #0]
 8000d06:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d08:	bf00      	nop
 8000d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000d7c <SystemClock_Config+0xd0>)
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d16:	d1f8      	bne.n	8000d0a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d20:	2340      	movs	r3, #64	@ 0x40
 8000d22:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f001 f9c1 	bl	80020b4 <HAL_RCC_OscConfig>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d38:	f000 fc36 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3c:	233f      	movs	r3, #63	@ 0x3f
 8000d3e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2101      	movs	r1, #1
 8000d60:	4618      	mov	r0, r3
 8000d62:	f001 fe01 	bl	8002968 <HAL_RCC_ClockConfig>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000d6c:	f000 fc1c 	bl	80015a8 <Error_Handler>
  }
}
 8000d70:	bf00      	nop
 8000d72:	3770      	adds	r7, #112	@ 0x70
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	58000400 	.word	0x58000400
 8000d7c:	58024800 	.word	0x58024800

08000d80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d84:	4b22      	ldr	r3, [pc, #136]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000d86:	4a23      	ldr	r2, [pc, #140]	@ (8000e14 <MX_USART2_UART_Init+0x94>)
 8000d88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d8a:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000d8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d92:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000da6:	220c      	movs	r2, #12
 8000da8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db0:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000db6:	4b16      	ldr	r3, [pc, #88]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dbc:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dc2:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dc8:	4811      	ldr	r0, [pc, #68]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000dca:	f003 ff85 	bl	8004cd8 <HAL_UART_Init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000dd4:	f000 fbe8 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000ddc:	f005 f8e3 	bl	8005fa6 <HAL_UARTEx_SetTxFifoThreshold>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000de6:	f000 fbdf 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dea:	2100      	movs	r1, #0
 8000dec:	4808      	ldr	r0, [pc, #32]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000dee:	f005 f918 	bl	8006022 <HAL_UARTEx_SetRxFifoThreshold>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000df8:	f000 fbd6 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000dfc:	4804      	ldr	r0, [pc, #16]	@ (8000e10 <MX_USART2_UART_Init+0x90>)
 8000dfe:	f005 f899 	bl	8005f34 <HAL_UARTEx_DisableFifoMode>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e08:	f000 fbce 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	24000270 	.word	0x24000270
 8000e14:	40004400 	.word	0x40004400

08000e18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e1c:	4b22      	ldr	r3, [pc, #136]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e1e:	4a23      	ldr	r2, [pc, #140]	@ (8000eac <MX_USART3_UART_Init+0x94>)
 8000e20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e22:	4b21      	ldr	r3, [pc, #132]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e30:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e3e:	220c      	movs	r2, #12
 8000e40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e42:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e48:	4b17      	ldr	r3, [pc, #92]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e54:	4b14      	ldr	r3, [pc, #80]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e60:	4811      	ldr	r0, [pc, #68]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e62:	f003 ff39 	bl	8004cd8 <HAL_UART_Init>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e6c:	f000 fb9c 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e70:	2100      	movs	r1, #0
 8000e72:	480d      	ldr	r0, [pc, #52]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e74:	f005 f897 	bl	8005fa6 <HAL_UARTEx_SetTxFifoThreshold>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e7e:	f000 fb93 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e82:	2100      	movs	r1, #0
 8000e84:	4808      	ldr	r0, [pc, #32]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e86:	f005 f8cc 	bl	8006022 <HAL_UARTEx_SetRxFifoThreshold>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e90:	f000 fb8a 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e94:	4804      	ldr	r0, [pc, #16]	@ (8000ea8 <MX_USART3_UART_Init+0x90>)
 8000e96:	f005 f84d 	bl	8005f34 <HAL_UARTEx_DisableFifoMode>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ea0:	f000 fb82 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	24000304 	.word	0x24000304
 8000eac:	40004800 	.word	0x40004800

08000eb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08a      	sub	sp, #40	@ 0x28
 8000eb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb6:	f107 0314 	add.w	r3, r7, #20
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	605a      	str	r2, [r3, #4]
 8000ec0:	609a      	str	r2, [r3, #8]
 8000ec2:	60da      	str	r2, [r3, #12]
 8000ec4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec6:	4b51      	ldr	r3, [pc, #324]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ecc:	4a4f      	ldr	r2, [pc, #316]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000ece:	f043 0304 	orr.w	r3, r3, #4
 8000ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ed6:	4b4d      	ldr	r3, [pc, #308]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000edc:	f003 0304 	and.w	r3, r3, #4
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee4:	4b49      	ldr	r3, [pc, #292]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eea:	4a48      	ldr	r2, [pc, #288]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ef4:	4b45      	ldr	r3, [pc, #276]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f02:	4b42      	ldr	r3, [pc, #264]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	4a40      	ldr	r2, [pc, #256]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f0a:	f043 0302 	orr.w	r3, r3, #2
 8000f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f12:	4b3e      	ldr	r3, [pc, #248]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f20:	4b3a      	ldr	r3, [pc, #232]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f26:	4a39      	ldr	r2, [pc, #228]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f30:	4b36      	ldr	r3, [pc, #216]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f36:	f003 0308 	and.w	r3, r3, #8
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f3e:	4b33      	ldr	r3, [pc, #204]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	4a31      	ldr	r2, [pc, #196]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4e:	4b2f      	ldr	r3, [pc, #188]	@ (800100c <MX_GPIO_Init+0x15c>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f58:	603b      	str	r3, [r7, #0]
 8000f5a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000f5c:	2332      	movs	r3, #50	@ 0x32
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f6c:	230b      	movs	r3, #11
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	4826      	ldr	r0, [pc, #152]	@ (8001010 <MX_GPIO_Init+0x160>)
 8000f78:	f000 fe92 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000f7c:	2386      	movs	r3, #134	@ 0x86
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
 8000f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f8c:	230b      	movs	r3, #11
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	481f      	ldr	r0, [pc, #124]	@ (8001014 <MX_GPIO_Init+0x164>)
 8000f98:	f000 fe82 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fae:	230b      	movs	r3, #11
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4817      	ldr	r0, [pc, #92]	@ (8001018 <MX_GPIO_Init+0x168>)
 8000fba:	f000 fe71 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000fbe:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000fd0:	230a      	movs	r3, #10
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480e      	ldr	r0, [pc, #56]	@ (8001014 <MX_GPIO_Init+0x164>)
 8000fdc:	f000 fe60 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000fe0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ff2:	230b      	movs	r3, #11
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4807      	ldr	r0, [pc, #28]	@ (800101c <MX_GPIO_Init+0x16c>)
 8000ffe:	f000 fe4f 	bl	8001ca0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001002:	bf00      	nop
 8001004:	3728      	adds	r7, #40	@ 0x28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	58024400 	.word	0x58024400
 8001010:	58020800 	.word	0x58020800
 8001014:	58020000 	.word	0x58020000
 8001018:	58020400 	.word	0x58020400
 800101c:	58021800 	.word	0x58021800

08001020 <procesarPromedio>:

/* USER CODE BEGIN 4 */

void procesarPromedio(void) {
 8001020:	b5b0      	push	{r4, r5, r7, lr}
 8001022:	b0e8      	sub	sp, #416	@ 0x1a0
 8001024:	af12      	add	r7, sp, #72	@ 0x48

    uint32_t ahora = HAL_GetTick();
 8001026:	f000 fd3f 	bl	8001aa8 <HAL_GetTick>
 800102a:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138

    int countXY = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    int countEco2 = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

    float sumXY = 0;
 800103a:	f04f 0300 	mov.w	r3, #0
 800103e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
    float sumEco2 = 0;
 8001042:	f04f 0300 	mov.w	r3, #0
 8001046:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

    for (int i = 0; i < 3; i++) {
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001050:	e06b      	b.n	800112a <procesarPromedio+0x10a>
        if (nodos[i].received) {
 8001052:	49bc      	ldr	r1, [pc, #752]	@ (8001344 <procesarPromedio+0x324>)
 8001054:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001058:	4613      	mov	r3, r2
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	4413      	add	r3, r2
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	440b      	add	r3, r1
 8001062:	3324      	adds	r3, #36	@ 0x24
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d05a      	beq.n	8001120 <procesarPromedio+0x100>
            float mag = sqrtf(nodos[i].x * nodos[i].x + nodos[i].y * nodos[i].y);
 800106a:	49b6      	ldr	r1, [pc, #728]	@ (8001344 <procesarPromedio+0x324>)
 800106c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001070:	4613      	mov	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	4413      	add	r3, r2
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	440b      	add	r3, r1
 800107a:	3304      	adds	r3, #4
 800107c:	ed93 7a00 	vldr	s14, [r3]
 8001080:	49b0      	ldr	r1, [pc, #704]	@ (8001344 <procesarPromedio+0x324>)
 8001082:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001086:	4613      	mov	r3, r2
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	4413      	add	r3, r2
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	440b      	add	r3, r1
 8001090:	3304      	adds	r3, #4
 8001092:	edd3 7a00 	vldr	s15, [r3]
 8001096:	ee27 7a27 	vmul.f32	s14, s14, s15
 800109a:	49aa      	ldr	r1, [pc, #680]	@ (8001344 <procesarPromedio+0x324>)
 800109c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80010a0:	4613      	mov	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	440b      	add	r3, r1
 80010aa:	3308      	adds	r3, #8
 80010ac:	edd3 6a00 	vldr	s13, [r3]
 80010b0:	49a4      	ldr	r1, [pc, #656]	@ (8001344 <procesarPromedio+0x324>)
 80010b2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80010b6:	4613      	mov	r3, r2
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	4413      	add	r3, r2
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	440b      	add	r3, r1
 80010c0:	3308      	adds	r3, #8
 80010c2:	edd3 7a00 	vldr	s15, [r3]
 80010c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ce:	eeb0 0a67 	vmov.f32	s0, s15
 80010d2:	f009 f8cb 	bl	800a26c <sqrtf>
 80010d6:	ed87 0a4b 	vstr	s0, [r7, #300]	@ 0x12c
            sumXY += mag;
 80010da:	ed97 7a53 	vldr	s14, [r7, #332]	@ 0x14c
 80010de:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 80010e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e6:	edc7 7a53 	vstr	s15, [r7, #332]	@ 0x14c
            sumEco2 += nodos[i].eco2;
 80010ea:	4996      	ldr	r1, [pc, #600]	@ (8001344 <procesarPromedio+0x324>)
 80010ec:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80010f0:	4613      	mov	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	4413      	add	r3, r2
 80010f6:	00db      	lsls	r3, r3, #3
 80010f8:	440b      	add	r3, r1
 80010fa:	3320      	adds	r3, #32
 80010fc:	edd3 7a00 	vldr	s15, [r3]
 8001100:	ed97 7a52 	vldr	s14, [r7, #328]	@ 0x148
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148

            countXY++;
 800110c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001110:	3301      	adds	r3, #1
 8001112:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
            countEco2++;
 8001116:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800111a:	3301      	adds	r3, #1
 800111c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
    for (int i = 0; i < 3; i++) {
 8001120:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001124:	3301      	adds	r3, #1
 8001126:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800112a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800112e:	2b02      	cmp	r3, #2
 8001130:	dd8f      	ble.n	8001052 <procesarPromedio+0x32>
        }
    }

    // si no se recibió nada
    if (countXY == 0) {
 8001132:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001136:	2b00      	cmp	r3, #0
 8001138:	d106      	bne.n	8001148 <procesarPromedio+0x128>
        HAL_UART_Transmit(&huart3, (uint8_t*)"⚠ No se recibieron nodos\n", 28, 100);
 800113a:	2364      	movs	r3, #100	@ 0x64
 800113c:	221c      	movs	r2, #28
 800113e:	4982      	ldr	r1, [pc, #520]	@ (8001348 <procesarPromedio+0x328>)
 8001140:	4882      	ldr	r0, [pc, #520]	@ (800134c <procesarPromedio+0x32c>)
 8001142:	f003 fe19 	bl	8004d78 <HAL_UART_Transmit>
        return;
 8001146:	e0f9      	b.n	800133c <procesarPromedio+0x31c>
    }

    // si ya pasaron 1500 ms → enviar promedios aunque falten nodos
    if (ahora - lastResetTime > timeoutMs) {
 8001148:	4b81      	ldr	r3, [pc, #516]	@ (8001350 <procesarPromedio+0x330>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001156:	4293      	cmp	r3, r2
 8001158:	f240 80f0 	bls.w	800133c <procesarPromedio+0x31c>

        float avgXY = sumXY / countXY;
 800115c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001160:	ee07 3a90 	vmov	s15, r3
 8001164:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001168:	edd7 6a53 	vldr	s13, [r7, #332]	@ 0x14c
 800116c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001170:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
        float avgEco2 = sumEco2 / countEco2;
 8001174:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001178:	ee07 3a90 	vmov	s15, r3
 800117c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001180:	edd7 6a52 	vldr	s13, [r7, #328]	@ 0x148
 8001184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001188:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130

        // Imprimir cada nodo recibido con sus valores reales
        for (int i = 0; i < 3; i++) {
 800118c:	2300      	movs	r3, #0
 800118e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001192:	e0b2      	b.n	80012fa <procesarPromedio+0x2da>
            if (nodos[i].received) {
 8001194:	496b      	ldr	r1, [pc, #428]	@ (8001344 <procesarPromedio+0x324>)
 8001196:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800119a:	4613      	mov	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4413      	add	r3, r2
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	440b      	add	r3, r1
 80011a4:	3324      	adds	r3, #36	@ 0x24
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f000 80a1 	beq.w	80012f0 <procesarPromedio+0x2d0>
                char out[300];
                sprintf(out,
 80011ae:	4965      	ldr	r1, [pc, #404]	@ (8001344 <procesarPromedio+0x324>)
 80011b0:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80011b4:	4613      	mov	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	440b      	add	r3, r1
 80011be:	681c      	ldr	r4, [r3, #0]
                        "[ESP_NODO_%d]X:%.2f;Y:%.2f;Z:%.2f;Temp:%.2f;Hum:%.2f;AQI:%d;TVOC:%d;eCO2:%.2f;PromXY:%.2f;PromECO2:%.2f\n\r",
                        nodos[i].nodo_id,
                        nodos[i].x,
 80011c0:	4960      	ldr	r1, [pc, #384]	@ (8001344 <procesarPromedio+0x324>)
 80011c2:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	440b      	add	r3, r1
 80011d0:	3304      	adds	r3, #4
 80011d2:	edd3 7a00 	vldr	s15, [r3]
                sprintf(out,
 80011d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                        nodos[i].y,
 80011da:	495a      	ldr	r1, [pc, #360]	@ (8001344 <procesarPromedio+0x324>)
 80011dc:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80011e0:	4613      	mov	r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	440b      	add	r3, r1
 80011ea:	3308      	adds	r3, #8
 80011ec:	edd3 6a00 	vldr	s13, [r3]
                sprintf(out,
 80011f0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                        nodos[i].z,
 80011f4:	4953      	ldr	r1, [pc, #332]	@ (8001344 <procesarPromedio+0x324>)
 80011f6:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80011fa:	4613      	mov	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	440b      	add	r3, r1
 8001204:	330c      	adds	r3, #12
 8001206:	edd3 5a00 	vldr	s11, [r3]
                sprintf(out,
 800120a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
                        nodos[i].temperatura,
 800120e:	494d      	ldr	r1, [pc, #308]	@ (8001344 <procesarPromedio+0x324>)
 8001210:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	440b      	add	r3, r1
 800121e:	3310      	adds	r3, #16
 8001220:	edd3 4a00 	vldr	s9, [r3]
                sprintf(out,
 8001224:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
                        nodos[i].humedad,
 8001228:	4946      	ldr	r1, [pc, #280]	@ (8001344 <procesarPromedio+0x324>)
 800122a:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800122e:	4613      	mov	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	440b      	add	r3, r1
 8001238:	3314      	adds	r3, #20
 800123a:	edd3 3a00 	vldr	s7, [r3]
                sprintf(out,
 800123e:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8001242:	4940      	ldr	r1, [pc, #256]	@ (8001344 <procesarPromedio+0x324>)
 8001244:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8001248:	4613      	mov	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4413      	add	r3, r2
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	440b      	add	r3, r1
 8001252:	3318      	adds	r3, #24
 8001254:	6819      	ldr	r1, [r3, #0]
 8001256:	483b      	ldr	r0, [pc, #236]	@ (8001344 <procesarPromedio+0x324>)
 8001258:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800125c:	4613      	mov	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	4403      	add	r3, r0
 8001266:	331c      	adds	r3, #28
 8001268:	6818      	ldr	r0, [r3, #0]
                        nodos[i].aqi,
                        nodos[i].tvoc,
                        nodos[i].eco2,
 800126a:	4d36      	ldr	r5, [pc, #216]	@ (8001344 <procesarPromedio+0x324>)
 800126c:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8001270:	4613      	mov	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4413      	add	r3, r2
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	442b      	add	r3, r5
 800127a:	3320      	adds	r3, #32
 800127c:	edd3 2a00 	vldr	s5, [r3]
                sprintf(out,
 8001280:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 8001284:	edd7 1a4d 	vldr	s3, [r7, #308]	@ 0x134
 8001288:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 800128c:	edd7 0a4c 	vldr	s1, [r7, #304]	@ 0x130
 8001290:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8001294:	463b      	mov	r3, r7
 8001296:	ed8d 0b10 	vstr	d0, [sp, #64]	@ 0x40
 800129a:	ed8d 1b0e 	vstr	d1, [sp, #56]	@ 0x38
 800129e:	ed8d 2b0c 	vstr	d2, [sp, #48]	@ 0x30
 80012a2:	900b      	str	r0, [sp, #44]	@ 0x2c
 80012a4:	910a      	str	r1, [sp, #40]	@ 0x28
 80012a6:	ed8d 3b08 	vstr	d3, [sp, #32]
 80012aa:	ed8d 4b06 	vstr	d4, [sp, #24]
 80012ae:	ed8d 5b04 	vstr	d5, [sp, #16]
 80012b2:	ed8d 6b02 	vstr	d6, [sp, #8]
 80012b6:	ed8d 7b00 	vstr	d7, [sp]
 80012ba:	4622      	mov	r2, r4
 80012bc:	4925      	ldr	r1, [pc, #148]	@ (8001354 <procesarPromedio+0x334>)
 80012be:	4618      	mov	r0, r3
 80012c0:	f006 fa7e 	bl	80077c0 <siprintf>
                        avgXY,
                        avgEco2);

                HAL_UART_Transmit(&huart3, (uint8_t*)out, strlen(out), 100);
 80012c4:	463b      	mov	r3, r7
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f85a 	bl	8000380 <strlen>
 80012cc:	4603      	mov	r3, r0
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	4639      	mov	r1, r7
 80012d2:	2364      	movs	r3, #100	@ 0x64
 80012d4:	481d      	ldr	r0, [pc, #116]	@ (800134c <procesarPromedio+0x32c>)
 80012d6:	f003 fd4f 	bl	8004d78 <HAL_UART_Transmit>
                HAL_UART_Transmit(&huart2, (uint8_t*)out, strlen(out), 100);
 80012da:	463b      	mov	r3, r7
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f84f 	bl	8000380 <strlen>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	4639      	mov	r1, r7
 80012e8:	2364      	movs	r3, #100	@ 0x64
 80012ea:	481b      	ldr	r0, [pc, #108]	@ (8001358 <procesarPromedio+0x338>)
 80012ec:	f003 fd44 	bl	8004d78 <HAL_UART_Transmit>
        for (int i = 0; i < 3; i++) {
 80012f0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80012f4:	3301      	adds	r3, #1
 80012f6:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80012fa:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80012fe:	2b02      	cmp	r3, #2
 8001300:	f77f af48 	ble.w	8001194 <procesarPromedio+0x174>
            }
        }

        // reiniciar
        for (int i = 0; i < 3; i++) nodos[i].received = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800130a:	e00f      	b.n	800132c <procesarPromedio+0x30c>
 800130c:	490d      	ldr	r1, [pc, #52]	@ (8001344 <procesarPromedio+0x324>)
 800130e:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8001312:	4613      	mov	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	440b      	add	r3, r1
 800131c:	3324      	adds	r3, #36	@ 0x24
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001326:	3301      	adds	r3, #1
 8001328:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800132c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001330:	2b02      	cmp	r3, #2
 8001332:	ddeb      	ble.n	800130c <procesarPromedio+0x2ec>
        lastResetTime = ahora;
 8001334:	4a06      	ldr	r2, [pc, #24]	@ (8001350 <procesarPromedio+0x330>)
 8001336:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800133a:	6013      	str	r3, [r2, #0]
    }
}
 800133c:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8001340:	46bd      	mov	sp, r7
 8001342:	bdb0      	pop	{r4, r5, r7, pc}
 8001344:	240001f4 	.word	0x240001f4
 8001348:	0800a2c8 	.word	0x0800a2c8
 800134c:	24000304 	.word	0x24000304
 8001350:	2400026c 	.word	0x2400026c
 8001354:	0800a2e4 	.word	0x0800a2e4
 8001358:	24000270 	.word	0x24000270

0800135c <parseNodo>:

void parseNodo(char *msg) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b08c      	sub	sp, #48	@ 0x30
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]

    int nodoID = -1;
 8001364:	f04f 33ff 	mov.w	r3, #4294967295
 8001368:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (strstr(msg, "[ESP_NODO_1]")) nodoID = 0;
 800136a:	4983      	ldr	r1, [pc, #524]	@ (8001578 <parseNodo+0x21c>)
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f006 faa6 	bl	80078be <strstr>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <parseNodo+0x22>
 8001378:	2300      	movs	r3, #0
 800137a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800137c:	e013      	b.n	80013a6 <parseNodo+0x4a>
    else if (strstr(msg, "[ESP_NODO_2]")) nodoID = 1;
 800137e:	497f      	ldr	r1, [pc, #508]	@ (800157c <parseNodo+0x220>)
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f006 fa9c 	bl	80078be <strstr>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d002      	beq.n	8001392 <parseNodo+0x36>
 800138c:	2301      	movs	r3, #1
 800138e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001390:	e009      	b.n	80013a6 <parseNodo+0x4a>
    else if (strstr(msg, "[ESP_NODO_3]")) nodoID = 2;
 8001392:	497b      	ldr	r1, [pc, #492]	@ (8001580 <parseNodo+0x224>)
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f006 fa92 	bl	80078be <strstr>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	f000 80e7 	beq.w	8001570 <parseNodo+0x214>
 80013a2:	2302      	movs	r3, #2
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    else return; // no coincide con ningún nodo

    nodos[nodoID].nodo_id = nodoID + 1; // guardar número de nodo (1, 2 o 3)
 80013a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a8:	1c59      	adds	r1, r3, #1
 80013aa:	4876      	ldr	r0, [pc, #472]	@ (8001584 <parseNodo+0x228>)
 80013ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	4403      	add	r3, r0
 80013b8:	6019      	str	r1, [r3, #0]

    char *pX = strstr(msg, "X:");
 80013ba:	4973      	ldr	r1, [pc, #460]	@ (8001588 <parseNodo+0x22c>)
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f006 fa7e 	bl	80078be <strstr>
 80013c2:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (pX) nodos[nodoID].x = atof(pX + 2);
 80013c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d012      	beq.n	80013f0 <parseNodo+0x94>
 80013ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013cc:	3302      	adds	r3, #2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f004 feb4 	bl	800613c <atof>
 80013d4:	eeb0 7b40 	vmov.f64	d7, d0
 80013d8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013dc:	4969      	ldr	r1, [pc, #420]	@ (8001584 <parseNodo+0x228>)
 80013de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	440b      	add	r3, r1
 80013ea:	3304      	adds	r3, #4
 80013ec:	edc3 7a00 	vstr	s15, [r3]

    char *pY = strstr(msg, "Y:");
 80013f0:	4966      	ldr	r1, [pc, #408]	@ (800158c <parseNodo+0x230>)
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f006 fa63 	bl	80078be <strstr>
 80013f8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (pY) nodos[nodoID].y = atof(pY + 2);
 80013fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d012      	beq.n	8001426 <parseNodo+0xca>
 8001400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001402:	3302      	adds	r3, #2
 8001404:	4618      	mov	r0, r3
 8001406:	f004 fe99 	bl	800613c <atof>
 800140a:	eeb0 7b40 	vmov.f64	d7, d0
 800140e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001412:	495c      	ldr	r1, [pc, #368]	@ (8001584 <parseNodo+0x228>)
 8001414:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001416:	4613      	mov	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	00db      	lsls	r3, r3, #3
 800141e:	440b      	add	r3, r1
 8001420:	3308      	adds	r3, #8
 8001422:	edc3 7a00 	vstr	s15, [r3]

    char *pZ = strstr(msg, "Z:");
 8001426:	495a      	ldr	r1, [pc, #360]	@ (8001590 <parseNodo+0x234>)
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f006 fa48 	bl	80078be <strstr>
 800142e:	6238      	str	r0, [r7, #32]
    if (pZ) nodos[nodoID].z = atof(pZ + 2);
 8001430:	6a3b      	ldr	r3, [r7, #32]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d012      	beq.n	800145c <parseNodo+0x100>
 8001436:	6a3b      	ldr	r3, [r7, #32]
 8001438:	3302      	adds	r3, #2
 800143a:	4618      	mov	r0, r3
 800143c:	f004 fe7e 	bl	800613c <atof>
 8001440:	eeb0 7b40 	vmov.f64	d7, d0
 8001444:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001448:	494e      	ldr	r1, [pc, #312]	@ (8001584 <parseNodo+0x228>)
 800144a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800144c:	4613      	mov	r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	440b      	add	r3, r1
 8001456:	330c      	adds	r3, #12
 8001458:	edc3 7a00 	vstr	s15, [r3]

    char *pT = strstr(msg, "Temp:");
 800145c:	494d      	ldr	r1, [pc, #308]	@ (8001594 <parseNodo+0x238>)
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f006 fa2d 	bl	80078be <strstr>
 8001464:	61f8      	str	r0, [r7, #28]
    if (pT) nodos[nodoID].temperatura = atof(pT + 5);
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d012      	beq.n	8001492 <parseNodo+0x136>
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	3305      	adds	r3, #5
 8001470:	4618      	mov	r0, r3
 8001472:	f004 fe63 	bl	800613c <atof>
 8001476:	eeb0 7b40 	vmov.f64	d7, d0
 800147a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800147e:	4941      	ldr	r1, [pc, #260]	@ (8001584 <parseNodo+0x228>)
 8001480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001482:	4613      	mov	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4413      	add	r3, r2
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	440b      	add	r3, r1
 800148c:	3310      	adds	r3, #16
 800148e:	edc3 7a00 	vstr	s15, [r3]

    char *pH = strstr(msg, "Hum:");
 8001492:	4941      	ldr	r1, [pc, #260]	@ (8001598 <parseNodo+0x23c>)
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f006 fa12 	bl	80078be <strstr>
 800149a:	61b8      	str	r0, [r7, #24]
    if (pH) nodos[nodoID].humedad = atof(pH + 4);
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d012      	beq.n	80014c8 <parseNodo+0x16c>
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	3304      	adds	r3, #4
 80014a6:	4618      	mov	r0, r3
 80014a8:	f004 fe48 	bl	800613c <atof>
 80014ac:	eeb0 7b40 	vmov.f64	d7, d0
 80014b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014b4:	4933      	ldr	r1, [pc, #204]	@ (8001584 <parseNodo+0x228>)
 80014b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	440b      	add	r3, r1
 80014c2:	3314      	adds	r3, #20
 80014c4:	edc3 7a00 	vstr	s15, [r3]

    char *pA = strstr(msg, "AQI:");
 80014c8:	4934      	ldr	r1, [pc, #208]	@ (800159c <parseNodo+0x240>)
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f006 f9f7 	bl	80078be <strstr>
 80014d0:	6178      	str	r0, [r7, #20]
    if (pA) nodos[nodoID].aqi = atoi(pA + 4);
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d00e      	beq.n	80014f6 <parseNodo+0x19a>
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	3304      	adds	r3, #4
 80014dc:	4618      	mov	r0, r3
 80014de:	f004 fe30 	bl	8006142 <atoi>
 80014e2:	4601      	mov	r1, r0
 80014e4:	4827      	ldr	r0, [pc, #156]	@ (8001584 <parseNodo+0x228>)
 80014e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4403      	add	r3, r0
 80014f2:	3318      	adds	r3, #24
 80014f4:	6019      	str	r1, [r3, #0]

    char *pTV = strstr(msg, "TVOC:");
 80014f6:	492a      	ldr	r1, [pc, #168]	@ (80015a0 <parseNodo+0x244>)
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f006 f9e0 	bl	80078be <strstr>
 80014fe:	6138      	str	r0, [r7, #16]
    if (pTV) nodos[nodoID].tvoc = atoi(pTV + 5);
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00e      	beq.n	8001524 <parseNodo+0x1c8>
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	3305      	adds	r3, #5
 800150a:	4618      	mov	r0, r3
 800150c:	f004 fe19 	bl	8006142 <atoi>
 8001510:	4601      	mov	r1, r0
 8001512:	481c      	ldr	r0, [pc, #112]	@ (8001584 <parseNodo+0x228>)
 8001514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001516:	4613      	mov	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	4403      	add	r3, r0
 8001520:	331c      	adds	r3, #28
 8001522:	6019      	str	r1, [r3, #0]

    char *pE = strstr(msg, "eCO2:");
 8001524:	491f      	ldr	r1, [pc, #124]	@ (80015a4 <parseNodo+0x248>)
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f006 f9c9 	bl	80078be <strstr>
 800152c:	60f8      	str	r0, [r7, #12]
    if (pE) nodos[nodoID].eco2 = atof(pE + 5);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d012      	beq.n	800155a <parseNodo+0x1fe>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3305      	adds	r3, #5
 8001538:	4618      	mov	r0, r3
 800153a:	f004 fdff 	bl	800613c <atof>
 800153e:	eeb0 7b40 	vmov.f64	d7, d0
 8001542:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001546:	490f      	ldr	r1, [pc, #60]	@ (8001584 <parseNodo+0x228>)
 8001548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	440b      	add	r3, r1
 8001554:	3320      	adds	r3, #32
 8001556:	edc3 7a00 	vstr	s15, [r3]

    nodos[nodoID].received = 1;
 800155a:	490a      	ldr	r1, [pc, #40]	@ (8001584 <parseNodo+0x228>)
 800155c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800155e:	4613      	mov	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	440b      	add	r3, r1
 8001568:	3324      	adds	r3, #36	@ 0x24
 800156a:	2201      	movs	r2, #1
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	e000      	b.n	8001572 <parseNodo+0x216>
    else return; // no coincide con ningún nodo
 8001570:	bf00      	nop
}
 8001572:	3730      	adds	r7, #48	@ 0x30
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	0800a350 	.word	0x0800a350
 800157c:	0800a360 	.word	0x0800a360
 8001580:	0800a370 	.word	0x0800a370
 8001584:	240001f4 	.word	0x240001f4
 8001588:	0800a380 	.word	0x0800a380
 800158c:	0800a384 	.word	0x0800a384
 8001590:	0800a388 	.word	0x0800a388
 8001594:	0800a38c 	.word	0x0800a38c
 8001598:	0800a394 	.word	0x0800a394
 800159c:	0800a39c 	.word	0x0800a39c
 80015a0:	0800a3a4 	.word	0x0800a3a4
 80015a4:	0800a3ac 	.word	0x0800a3ac

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <Error_Handler+0x8>

080015b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ba:	4b0a      	ldr	r3, [pc, #40]	@ (80015e4 <HAL_MspInit+0x30>)
 80015bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015c0:	4a08      	ldr	r2, [pc, #32]	@ (80015e4 <HAL_MspInit+0x30>)
 80015c2:	f043 0302 	orr.w	r3, r3, #2
 80015c6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_MspInit+0x30>)
 80015cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	58024400 	.word	0x58024400

080015e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b0bc      	sub	sp, #240	@ 0xf0
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001600:	f107 0318 	add.w	r3, r7, #24
 8001604:	22c0      	movs	r2, #192	@ 0xc0
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f006 f93e 	bl	800788a <memset>
  if(huart->Instance==USART2)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a4d      	ldr	r2, [pc, #308]	@ (8001748 <HAL_UART_MspInit+0x160>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d146      	bne.n	80016a6 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001618:	f04f 0202 	mov.w	r2, #2
 800161c:	f04f 0300 	mov.w	r3, #0
 8001620:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001624:	2300      	movs	r3, #0
 8001626:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800162a:	f107 0318 	add.w	r3, r7, #24
 800162e:	4618      	mov	r0, r3
 8001630:	f001 fd26 	bl	8003080 <HAL_RCCEx_PeriphCLKConfig>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800163a:	f7ff ffb5 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800163e:	4b43      	ldr	r3, [pc, #268]	@ (800174c <HAL_UART_MspInit+0x164>)
 8001640:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001644:	4a41      	ldr	r2, [pc, #260]	@ (800174c <HAL_UART_MspInit+0x164>)
 8001646:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800164a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800164e:	4b3f      	ldr	r3, [pc, #252]	@ (800174c <HAL_UART_MspInit+0x164>)
 8001650:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800165c:	4b3b      	ldr	r3, [pc, #236]	@ (800174c <HAL_UART_MspInit+0x164>)
 800165e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001662:	4a3a      	ldr	r2, [pc, #232]	@ (800174c <HAL_UART_MspInit+0x164>)
 8001664:	f043 0308 	orr.w	r3, r3, #8
 8001668:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800166c:	4b37      	ldr	r3, [pc, #220]	@ (800174c <HAL_UART_MspInit+0x164>)
 800166e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800167a:	2360      	movs	r3, #96	@ 0x60
 800167c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001692:	2307      	movs	r3, #7
 8001694:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001698:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800169c:	4619      	mov	r1, r3
 800169e:	482c      	ldr	r0, [pc, #176]	@ (8001750 <HAL_UART_MspInit+0x168>)
 80016a0:	f000 fafe 	bl	8001ca0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80016a4:	e04b      	b.n	800173e <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001754 <HAL_UART_MspInit+0x16c>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d146      	bne.n	800173e <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016b0:	f04f 0202 	mov.w	r2, #2
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80016bc:	2300      	movs	r3, #0
 80016be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c2:	f107 0318 	add.w	r3, r7, #24
 80016c6:	4618      	mov	r0, r3
 80016c8:	f001 fcda 	bl	8003080 <HAL_RCCEx_PeriphCLKConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_UART_MspInit+0xee>
      Error_Handler();
 80016d2:	f7ff ff69 	bl	80015a8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80016d6:	4b1d      	ldr	r3, [pc, #116]	@ (800174c <HAL_UART_MspInit+0x164>)
 80016d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016dc:	4a1b      	ldr	r2, [pc, #108]	@ (800174c <HAL_UART_MspInit+0x164>)
 80016de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016e2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016e6:	4b19      	ldr	r3, [pc, #100]	@ (800174c <HAL_UART_MspInit+0x164>)
 80016e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f4:	4b15      	ldr	r3, [pc, #84]	@ (800174c <HAL_UART_MspInit+0x164>)
 80016f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016fa:	4a14      	ldr	r2, [pc, #80]	@ (800174c <HAL_UART_MspInit+0x164>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001704:	4b11      	ldr	r3, [pc, #68]	@ (800174c <HAL_UART_MspInit+0x164>)
 8001706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800170a:	f003 0308 	and.w	r3, r3, #8
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001712:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001716:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2300      	movs	r3, #0
 8001728:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800172c:	2307      	movs	r3, #7
 800172e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001732:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001736:	4619      	mov	r1, r3
 8001738:	4805      	ldr	r0, [pc, #20]	@ (8001750 <HAL_UART_MspInit+0x168>)
 800173a:	f000 fab1 	bl	8001ca0 <HAL_GPIO_Init>
}
 800173e:	bf00      	nop
 8001740:	37f0      	adds	r7, #240	@ 0xf0
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40004400 	.word	0x40004400
 800174c:	58024400 	.word	0x58024400
 8001750:	58020c00 	.word	0x58020c00
 8001754:	40004800 	.word	0x40004800

08001758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <NMI_Handler+0x4>

08001760 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <HardFault_Handler+0x4>

08001768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <MemManage_Handler+0x4>

08001770 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <BusFault_Handler+0x4>

08001778 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <UsageFault_Handler+0x4>

08001780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ae:	f000 f967 	bl	8001a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0
  return 1;
 80017ba:	2301      	movs	r3, #1
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <_kill>:

int _kill(int pid, int sig)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
 80017ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017d0:	f006 f8d6 	bl	8007980 <__errno>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2216      	movs	r2, #22
 80017d8:	601a      	str	r2, [r3, #0]
  return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <_exit>:

void _exit (int status)
{
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b082      	sub	sp, #8
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017ee:	f04f 31ff 	mov.w	r1, #4294967295
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff ffe7 	bl	80017c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <_exit+0x12>

080017fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	e00a      	b.n	8001824 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800180e:	f3af 8000 	nop.w
 8001812:	4601      	mov	r1, r0
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	60ba      	str	r2, [r7, #8]
 800181a:	b2ca      	uxtb	r2, r1
 800181c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	3301      	adds	r3, #1
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	429a      	cmp	r2, r3
 800182a:	dbf0      	blt.n	800180e <_read+0x12>
  }

  return len;
 800182c:	687b      	ldr	r3, [r7, #4]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b086      	sub	sp, #24
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	e009      	b.n	800185c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	1c5a      	adds	r2, r3, #1
 800184c:	60ba      	str	r2, [r7, #8]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	429a      	cmp	r2, r3
 8001862:	dbf1      	blt.n	8001848 <_write+0x12>
  }
  return len;
 8001864:	687b      	ldr	r3, [r7, #4]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <_close>:

int _close(int file)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
 800188e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001896:	605a      	str	r2, [r3, #4]
  return 0;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <_isatty>:

int _isatty(int file)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
	...

080018d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e0:	4a14      	ldr	r2, [pc, #80]	@ (8001934 <_sbrk+0x5c>)
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <_sbrk+0x60>)
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018ec:	4b13      	ldr	r3, [pc, #76]	@ (800193c <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d102      	bne.n	80018fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f4:	4b11      	ldr	r3, [pc, #68]	@ (800193c <_sbrk+0x64>)
 80018f6:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <_sbrk+0x68>)
 80018f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018fa:	4b10      	ldr	r3, [pc, #64]	@ (800193c <_sbrk+0x64>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	429a      	cmp	r2, r3
 8001906:	d207      	bcs.n	8001918 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001908:	f006 f83a 	bl	8007980 <__errno>
 800190c:	4603      	mov	r3, r0
 800190e:	220c      	movs	r2, #12
 8001910:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
 8001916:	e009      	b.n	800192c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <_sbrk+0x64>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800191e:	4b07      	ldr	r3, [pc, #28]	@ (800193c <_sbrk+0x64>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	4a05      	ldr	r2, [pc, #20]	@ (800193c <_sbrk+0x64>)
 8001928:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800192a:	68fb      	ldr	r3, [r7, #12]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	24080000 	.word	0x24080000
 8001938:	00000400 	.word	0x00000400
 800193c:	240004c8 	.word	0x240004c8
 8001940:	24000620 	.word	0x24000620

08001944 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001944:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001980 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001948:	f7ff f95a 	bl	8000c00 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800194c:	f7ff f8aa 	bl	8000aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001950:	480c      	ldr	r0, [pc, #48]	@ (8001984 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001952:	490d      	ldr	r1, [pc, #52]	@ (8001988 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001954:	4a0d      	ldr	r2, [pc, #52]	@ (800198c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001958:	e002      	b.n	8001960 <LoopCopyDataInit>

0800195a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800195c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195e:	3304      	adds	r3, #4

08001960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001964:	d3f9      	bcc.n	800195a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001966:	4a0a      	ldr	r2, [pc, #40]	@ (8001990 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001968:	4c0a      	ldr	r4, [pc, #40]	@ (8001994 <LoopFillZerobss+0x22>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800196c:	e001      	b.n	8001972 <LoopFillZerobss>

0800196e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001970:	3204      	adds	r2, #4

08001972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001974:	d3fb      	bcc.n	800196e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001976:	f006 f809 	bl	800798c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800197a:	f7ff f959 	bl	8000c30 <main>
  bx  lr
 800197e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001980:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001984:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001988:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 800198c:	0800a820 	.word	0x0800a820
  ldr r2, =_sbss
 8001990:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001994:	2400061c 	.word	0x2400061c

08001998 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001998:	e7fe      	b.n	8001998 <ADC3_IRQHandler>
	...

0800199c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a2:	2003      	movs	r0, #3
 80019a4:	f000 f94a 	bl	8001c3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019a8:	f001 f994 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <HAL_Init+0x68>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	0a1b      	lsrs	r3, r3, #8
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	4913      	ldr	r1, [pc, #76]	@ (8001a08 <HAL_Init+0x6c>)
 80019ba:	5ccb      	ldrb	r3, [r1, r3]
 80019bc:	f003 031f 	and.w	r3, r3, #31
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <HAL_Init+0x68>)
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001a08 <HAL_Init+0x6c>)
 80019d0:	5cd3      	ldrb	r3, [r2, r3]
 80019d2:	f003 031f 	and.w	r3, r3, #31
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	fa22 f303 	lsr.w	r3, r2, r3
 80019dc:	4a0b      	ldr	r2, [pc, #44]	@ (8001a0c <HAL_Init+0x70>)
 80019de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001a10 <HAL_Init+0x74>)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019e6:	2000      	movs	r0, #0
 80019e8:	f000 f814 	bl	8001a14 <HAL_InitTick>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e002      	b.n	80019fc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80019f6:	f7ff fddd 	bl	80015b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	58024400 	.word	0x58024400
 8001a08:	0800a3b4 	.word	0x0800a3b4
 8001a0c:	24000004 	.word	0x24000004
 8001a10:	24000000 	.word	0x24000000

08001a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <HAL_InitTick+0x60>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d101      	bne.n	8001a28 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e021      	b.n	8001a6c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a28:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <HAL_InitTick+0x64>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <HAL_InitTick+0x60>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f921 	bl	8001c86 <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00e      	b.n	8001a6c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b0f      	cmp	r3, #15
 8001a52:	d80a      	bhi.n	8001a6a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f000 f8f9 	bl	8001c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a60:	4a06      	ldr	r2, [pc, #24]	@ (8001a7c <HAL_InitTick+0x68>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	2400000c 	.word	0x2400000c
 8001a78:	24000000 	.word	0x24000000
 8001a7c:	24000008 	.word	0x24000008

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	2400000c 	.word	0x2400000c
 8001aa4:	240004cc 	.word	0x240004cc

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	240004cc 	.word	0x240004cc

08001ac0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ac4:	4b03      	ldr	r3, [pc, #12]	@ (8001ad4 <HAL_GetREVID+0x14>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	0c1b      	lsrs	r3, r3, #16
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	5c001000 	.word	0x5c001000

08001ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x40>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001af4:	4013      	ands	r3, r2
 8001af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <__NVIC_SetPriorityGrouping+0x44>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b06:	4a04      	ldr	r2, [pc, #16]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x40>)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	60d3      	str	r3, [r2, #12]
}
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000ed00 	.word	0xe000ed00
 8001b1c:	05fa0000 	.word	0x05fa0000

08001b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b24:	4b04      	ldr	r3, [pc, #16]	@ (8001b38 <__NVIC_GetPriorityGrouping+0x18>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	0a1b      	lsrs	r3, r3, #8
 8001b2a:	f003 0307 	and.w	r3, r3, #7
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	6039      	str	r1, [r7, #0]
 8001b46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	db0a      	blt.n	8001b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	490c      	ldr	r1, [pc, #48]	@ (8001b88 <__NVIC_SetPriority+0x4c>)
 8001b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b5a:	0112      	lsls	r2, r2, #4
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	440b      	add	r3, r1
 8001b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b64:	e00a      	b.n	8001b7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4908      	ldr	r1, [pc, #32]	@ (8001b8c <__NVIC_SetPriority+0x50>)
 8001b6c:	88fb      	ldrh	r3, [r7, #6]
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	3b04      	subs	r3, #4
 8001b74:	0112      	lsls	r2, r2, #4
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	440b      	add	r3, r1
 8001b7a:	761a      	strb	r2, [r3, #24]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000e100 	.word	0xe000e100
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b089      	sub	sp, #36	@ 0x24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f1c3 0307 	rsb	r3, r3, #7
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	bf28      	it	cs
 8001bae:	2304      	movcs	r3, #4
 8001bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	d902      	bls.n	8001bc0 <NVIC_EncodePriority+0x30>
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3b03      	subs	r3, #3
 8001bbe:	e000      	b.n	8001bc2 <NVIC_EncodePriority+0x32>
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43da      	mvns	r2, r3
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
 8001be2:	43d9      	mvns	r1, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	4313      	orrs	r3, r2
         );
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3724      	adds	r7, #36	@ 0x24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
	...

08001bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c08:	d301      	bcc.n	8001c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00f      	b.n	8001c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <SysTick_Config+0x40>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c16:	210f      	movs	r1, #15
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f7ff ff8e 	bl	8001b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c20:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <SysTick_Config+0x40>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c26:	4b04      	ldr	r3, [pc, #16]	@ (8001c38 <SysTick_Config+0x40>)
 8001c28:	2207      	movs	r2, #7
 8001c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	e000e010 	.word	0xe000e010

08001c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ff47 	bl	8001ad8 <__NVIC_SetPriorityGrouping>
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c60:	f7ff ff5e 	bl	8001b20 <__NVIC_GetPriorityGrouping>
 8001c64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68b9      	ldr	r1, [r7, #8]
 8001c6a:	6978      	ldr	r0, [r7, #20]
 8001c6c:	f7ff ff90 	bl	8001b90 <NVIC_EncodePriority>
 8001c70:	4602      	mov	r2, r0
 8001c72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c76:	4611      	mov	r1, r2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff ff5f 	bl	8001b3c <__NVIC_SetPriority>
}
 8001c7e:	bf00      	nop
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ffb2 	bl	8001bf8 <SysTick_Config>
 8001c94:	4603      	mov	r3, r0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
	...

08001ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	@ 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001cae:	4b89      	ldr	r3, [pc, #548]	@ (8001ed4 <HAL_GPIO_Init+0x234>)
 8001cb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001cb2:	e194      	b.n	8001fde <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8186 	beq.w	8001fd8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d005      	beq.n	8001ce4 <HAL_GPIO_Init+0x44>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 0303 	and.w	r3, r3, #3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d130      	bne.n	8001d46 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	2203      	movs	r2, #3
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	091b      	lsrs	r3, r3, #4
 8001d30:	f003 0201 	and.w	r2, r3, #1
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d017      	beq.n	8001d82 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d123      	bne.n	8001dd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	08da      	lsrs	r2, r3, #3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3208      	adds	r2, #8
 8001d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	220f      	movs	r2, #15
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	691a      	ldr	r2, [r3, #16]
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	08da      	lsrs	r2, r3, #3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3208      	adds	r2, #8
 8001dd0:	69b9      	ldr	r1, [r7, #24]
 8001dd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	2203      	movs	r2, #3
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	4013      	ands	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 0203 	and.w	r2, r3, #3
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80e0 	beq.w	8001fd8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e18:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed8 <HAL_GPIO_Init+0x238>)
 8001e1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e1e:	4a2e      	ldr	r2, [pc, #184]	@ (8001ed8 <HAL_GPIO_Init+0x238>)
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e28:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed8 <HAL_GPIO_Init+0x238>)
 8001e2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e36:	4a29      	ldr	r2, [pc, #164]	@ (8001edc <HAL_GPIO_Init+0x23c>)
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	089b      	lsrs	r3, r3, #2
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	220f      	movs	r2, #15
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ee0 <HAL_GPIO_Init+0x240>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d052      	beq.n	8001f08 <HAL_GPIO_Init+0x268>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee4 <HAL_GPIO_Init+0x244>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d031      	beq.n	8001ece <HAL_GPIO_Init+0x22e>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ee8 <HAL_GPIO_Init+0x248>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d02b      	beq.n	8001eca <HAL_GPIO_Init+0x22a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a1d      	ldr	r2, [pc, #116]	@ (8001eec <HAL_GPIO_Init+0x24c>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d025      	beq.n	8001ec6 <HAL_GPIO_Init+0x226>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ef0 <HAL_GPIO_Init+0x250>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d01f      	beq.n	8001ec2 <HAL_GPIO_Init+0x222>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a1b      	ldr	r2, [pc, #108]	@ (8001ef4 <HAL_GPIO_Init+0x254>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d019      	beq.n	8001ebe <HAL_GPIO_Init+0x21e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef8 <HAL_GPIO_Init+0x258>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d013      	beq.n	8001eba <HAL_GPIO_Init+0x21a>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a19      	ldr	r2, [pc, #100]	@ (8001efc <HAL_GPIO_Init+0x25c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00d      	beq.n	8001eb6 <HAL_GPIO_Init+0x216>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a18      	ldr	r2, [pc, #96]	@ (8001f00 <HAL_GPIO_Init+0x260>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d007      	beq.n	8001eb2 <HAL_GPIO_Init+0x212>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a17      	ldr	r2, [pc, #92]	@ (8001f04 <HAL_GPIO_Init+0x264>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d101      	bne.n	8001eae <HAL_GPIO_Init+0x20e>
 8001eaa:	2309      	movs	r3, #9
 8001eac:	e02d      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001eae:	230a      	movs	r3, #10
 8001eb0:	e02b      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001eb2:	2308      	movs	r3, #8
 8001eb4:	e029      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	e027      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001eba:	2306      	movs	r3, #6
 8001ebc:	e025      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001ebe:	2305      	movs	r3, #5
 8001ec0:	e023      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	e021      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e01f      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001eca:	2302      	movs	r3, #2
 8001ecc:	e01d      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e01b      	b.n	8001f0a <HAL_GPIO_Init+0x26a>
 8001ed2:	bf00      	nop
 8001ed4:	58000080 	.word	0x58000080
 8001ed8:	58024400 	.word	0x58024400
 8001edc:	58000400 	.word	0x58000400
 8001ee0:	58020000 	.word	0x58020000
 8001ee4:	58020400 	.word	0x58020400
 8001ee8:	58020800 	.word	0x58020800
 8001eec:	58020c00 	.word	0x58020c00
 8001ef0:	58021000 	.word	0x58021000
 8001ef4:	58021400 	.word	0x58021400
 8001ef8:	58021800 	.word	0x58021800
 8001efc:	58021c00 	.word	0x58021c00
 8001f00:	58022000 	.word	0x58022000
 8001f04:	58022400 	.word	0x58022400
 8001f08:	2300      	movs	r3, #0
 8001f0a:	69fa      	ldr	r2, [r7, #28]
 8001f0c:	f002 0203 	and.w	r2, r2, #3
 8001f10:	0092      	lsls	r2, r2, #2
 8001f12:	4093      	lsls	r3, r2
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f1a:	4938      	ldr	r1, [pc, #224]	@ (8001ffc <HAL_GPIO_Init+0x35c>)
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	089b      	lsrs	r3, r3, #2
 8001f20:	3302      	adds	r3, #2
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	43db      	mvns	r3, r3
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	4013      	ands	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4013      	ands	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f47f ae63 	bne.w	8001cb4 <HAL_GPIO_Init+0x14>
  }
}
 8001fee:	bf00      	nop
 8001ff0:	bf00      	nop
 8001ff2:	3724      	adds	r7, #36	@ 0x24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	58000400 	.word	0x58000400

08002000 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002008:	4b29      	ldr	r3, [pc, #164]	@ (80020b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	2b06      	cmp	r3, #6
 8002012:	d00a      	beq.n	800202a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002014:	4b26      	ldr	r3, [pc, #152]	@ (80020b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	429a      	cmp	r2, r3
 8002020:	d001      	beq.n	8002026 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e040      	b.n	80020a8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002026:	2300      	movs	r3, #0
 8002028:	e03e      	b.n	80020a8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800202a:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002032:	491f      	ldr	r1, [pc, #124]	@ (80020b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4313      	orrs	r3, r2
 8002038:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800203a:	f7ff fd35 	bl	8001aa8 <HAL_GetTick>
 800203e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002040:	e009      	b.n	8002056 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002042:	f7ff fd31 	bl	8001aa8 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002050:	d901      	bls.n	8002056 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e028      	b.n	80020a8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002056:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800205e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002062:	d1ee      	bne.n	8002042 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b1e      	cmp	r3, #30
 8002068:	d008      	beq.n	800207c <HAL_PWREx_ConfigSupply+0x7c>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b2e      	cmp	r3, #46	@ 0x2e
 800206e:	d005      	beq.n	800207c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b1d      	cmp	r3, #29
 8002074:	d002      	beq.n	800207c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b2d      	cmp	r3, #45	@ 0x2d
 800207a:	d114      	bne.n	80020a6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800207c:	f7ff fd14 	bl	8001aa8 <HAL_GetTick>
 8002080:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002082:	e009      	b.n	8002098 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002084:	f7ff fd10 	bl	8001aa8 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002092:	d901      	bls.n	8002098 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e007      	b.n	80020a8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002098:	4b05      	ldr	r3, [pc, #20]	@ (80020b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020a4:	d1ee      	bne.n	8002084 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	58024800 	.word	0x58024800

080020b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08c      	sub	sp, #48	@ 0x30
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d102      	bne.n	80020c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	f000 bc48 	b.w	8002958 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 8088 	beq.w	80021e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020d6:	4b99      	ldr	r3, [pc, #612]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020e0:	4b96      	ldr	r3, [pc, #600]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80020e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80020e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020e8:	2b10      	cmp	r3, #16
 80020ea:	d007      	beq.n	80020fc <HAL_RCC_OscConfig+0x48>
 80020ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020ee:	2b18      	cmp	r3, #24
 80020f0:	d111      	bne.n	8002116 <HAL_RCC_OscConfig+0x62>
 80020f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d10c      	bne.n	8002116 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020fc:	4b8f      	ldr	r3, [pc, #572]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d06d      	beq.n	80021e4 <HAL_RCC_OscConfig+0x130>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d169      	bne.n	80021e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	f000 bc21 	b.w	8002958 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800211e:	d106      	bne.n	800212e <HAL_RCC_OscConfig+0x7a>
 8002120:	4b86      	ldr	r3, [pc, #536]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a85      	ldr	r2, [pc, #532]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800212a:	6013      	str	r3, [r2, #0]
 800212c:	e02e      	b.n	800218c <HAL_RCC_OscConfig+0xd8>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10c      	bne.n	8002150 <HAL_RCC_OscConfig+0x9c>
 8002136:	4b81      	ldr	r3, [pc, #516]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a80      	ldr	r2, [pc, #512]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800213c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	4b7e      	ldr	r3, [pc, #504]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a7d      	ldr	r2, [pc, #500]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002148:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	e01d      	b.n	800218c <HAL_RCC_OscConfig+0xd8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002158:	d10c      	bne.n	8002174 <HAL_RCC_OscConfig+0xc0>
 800215a:	4b78      	ldr	r3, [pc, #480]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a77      	ldr	r2, [pc, #476]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	4b75      	ldr	r3, [pc, #468]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a74      	ldr	r2, [pc, #464]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002170:	6013      	str	r3, [r2, #0]
 8002172:	e00b      	b.n	800218c <HAL_RCC_OscConfig+0xd8>
 8002174:	4b71      	ldr	r3, [pc, #452]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a70      	ldr	r2, [pc, #448]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800217a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800217e:	6013      	str	r3, [r2, #0]
 8002180:	4b6e      	ldr	r3, [pc, #440]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a6d      	ldr	r2, [pc, #436]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002186:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800218a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d013      	beq.n	80021bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7ff fc88 	bl	8001aa8 <HAL_GetTick>
 8002198:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800219c:	f7ff fc84 	bl	8001aa8 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b64      	cmp	r3, #100	@ 0x64
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e3d4      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021ae:	4b63      	ldr	r3, [pc, #396]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0f0      	beq.n	800219c <HAL_RCC_OscConfig+0xe8>
 80021ba:	e014      	b.n	80021e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021bc:	f7ff fc74 	bl	8001aa8 <HAL_GetTick>
 80021c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021c4:	f7ff fc70 	bl	8001aa8 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b64      	cmp	r3, #100	@ 0x64
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e3c0      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021d6:	4b59      	ldr	r3, [pc, #356]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f0      	bne.n	80021c4 <HAL_RCC_OscConfig+0x110>
 80021e2:	e000      	b.n	80021e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 80ca 	beq.w	8002388 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021f4:	4b51      	ldr	r3, [pc, #324]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021fe:	4b4f      	ldr	r3, [pc, #316]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002202:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d007      	beq.n	800221a <HAL_RCC_OscConfig+0x166>
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	2b18      	cmp	r3, #24
 800220e:	d156      	bne.n	80022be <HAL_RCC_OscConfig+0x20a>
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b00      	cmp	r3, #0
 8002218:	d151      	bne.n	80022be <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800221a:	4b48      	ldr	r3, [pc, #288]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0304 	and.w	r3, r3, #4
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_RCC_OscConfig+0x17e>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e392      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002232:	4b42      	ldr	r3, [pc, #264]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f023 0219 	bic.w	r2, r3, #25
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	493f      	ldr	r1, [pc, #252]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002240:	4313      	orrs	r3, r2
 8002242:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002244:	f7ff fc30 	bl	8001aa8 <HAL_GetTick>
 8002248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800224c:	f7ff fc2c 	bl	8001aa8 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e37c      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800225e:	4b37      	ldr	r3, [pc, #220]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226a:	f7ff fc29 	bl	8001ac0 <HAL_GetREVID>
 800226e:	4603      	mov	r3, r0
 8002270:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002274:	4293      	cmp	r3, r2
 8002276:	d817      	bhi.n	80022a8 <HAL_RCC_OscConfig+0x1f4>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	2b40      	cmp	r3, #64	@ 0x40
 800227e:	d108      	bne.n	8002292 <HAL_RCC_OscConfig+0x1de>
 8002280:	4b2e      	ldr	r3, [pc, #184]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002288:	4a2c      	ldr	r2, [pc, #176]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800228a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800228e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002290:	e07a      	b.n	8002388 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002292:	4b2a      	ldr	r3, [pc, #168]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	031b      	lsls	r3, r3, #12
 80022a0:	4926      	ldr	r1, [pc, #152]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022a6:	e06f      	b.n	8002388 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a8:	4b24      	ldr	r3, [pc, #144]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	061b      	lsls	r3, r3, #24
 80022b6:	4921      	ldr	r1, [pc, #132]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022bc:	e064      	b.n	8002388 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d047      	beq.n	8002356 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022c6:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f023 0219 	bic.w	r2, r3, #25
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	491a      	ldr	r1, [pc, #104]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d8:	f7ff fbe6 	bl	8001aa8 <HAL_GetTick>
 80022dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e0:	f7ff fbe2 	bl	8001aa8 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e332      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022f2:	4b12      	ldr	r3, [pc, #72]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f0      	beq.n	80022e0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022fe:	f7ff fbdf 	bl	8001ac0 <HAL_GetREVID>
 8002302:	4603      	mov	r3, r0
 8002304:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002308:	4293      	cmp	r3, r2
 800230a:	d819      	bhi.n	8002340 <HAL_RCC_OscConfig+0x28c>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	2b40      	cmp	r3, #64	@ 0x40
 8002312:	d108      	bne.n	8002326 <HAL_RCC_OscConfig+0x272>
 8002314:	4b09      	ldr	r3, [pc, #36]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800231c:	4a07      	ldr	r2, [pc, #28]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 800231e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002322:	6053      	str	r3, [r2, #4]
 8002324:	e030      	b.n	8002388 <HAL_RCC_OscConfig+0x2d4>
 8002326:	4b05      	ldr	r3, [pc, #20]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	031b      	lsls	r3, r3, #12
 8002334:	4901      	ldr	r1, [pc, #4]	@ (800233c <HAL_RCC_OscConfig+0x288>)
 8002336:	4313      	orrs	r3, r2
 8002338:	604b      	str	r3, [r1, #4]
 800233a:	e025      	b.n	8002388 <HAL_RCC_OscConfig+0x2d4>
 800233c:	58024400 	.word	0x58024400
 8002340:	4b9a      	ldr	r3, [pc, #616]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	061b      	lsls	r3, r3, #24
 800234e:	4997      	ldr	r1, [pc, #604]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002350:	4313      	orrs	r3, r2
 8002352:	604b      	str	r3, [r1, #4]
 8002354:	e018      	b.n	8002388 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002356:	4b95      	ldr	r3, [pc, #596]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a94      	ldr	r2, [pc, #592]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800235c:	f023 0301 	bic.w	r3, r3, #1
 8002360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002362:	f7ff fba1 	bl	8001aa8 <HAL_GetTick>
 8002366:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002368:	e008      	b.n	800237c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800236a:	f7ff fb9d 	bl	8001aa8 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e2ed      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800237c:	4b8b      	ldr	r3, [pc, #556]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1f0      	bne.n	800236a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	2b00      	cmp	r3, #0
 8002392:	f000 80a9 	beq.w	80024e8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002396:	4b85      	ldr	r3, [pc, #532]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800239e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023a0:	4b82      	ldr	r3, [pc, #520]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80023a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d007      	beq.n	80023bc <HAL_RCC_OscConfig+0x308>
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	2b18      	cmp	r3, #24
 80023b0:	d13a      	bne.n	8002428 <HAL_RCC_OscConfig+0x374>
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d135      	bne.n	8002428 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023bc:	4b7b      	ldr	r3, [pc, #492]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_OscConfig+0x320>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69db      	ldr	r3, [r3, #28]
 80023cc:	2b80      	cmp	r3, #128	@ 0x80
 80023ce:	d001      	beq.n	80023d4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e2c1      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023d4:	f7ff fb74 	bl	8001ac0 <HAL_GetREVID>
 80023d8:	4603      	mov	r3, r0
 80023da:	f241 0203 	movw	r2, #4099	@ 0x1003
 80023de:	4293      	cmp	r3, r2
 80023e0:	d817      	bhi.n	8002412 <HAL_RCC_OscConfig+0x35e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	2b20      	cmp	r3, #32
 80023e8:	d108      	bne.n	80023fc <HAL_RCC_OscConfig+0x348>
 80023ea:	4b70      	ldr	r3, [pc, #448]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80023f2:	4a6e      	ldr	r2, [pc, #440]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80023f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80023f8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023fa:	e075      	b.n	80024e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023fc:	4b6b      	ldr	r3, [pc, #428]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	069b      	lsls	r3, r3, #26
 800240a:	4968      	ldr	r1, [pc, #416]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002410:	e06a      	b.n	80024e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002412:	4b66      	ldr	r3, [pc, #408]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	061b      	lsls	r3, r3, #24
 8002420:	4962      	ldr	r1, [pc, #392]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002422:	4313      	orrs	r3, r2
 8002424:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002426:	e05f      	b.n	80024e8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d042      	beq.n	80024b6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002430:	4b5e      	ldr	r3, [pc, #376]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a5d      	ldr	r2, [pc, #372]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800243a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243c:	f7ff fb34 	bl	8001aa8 <HAL_GetTick>
 8002440:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002444:	f7ff fb30 	bl	8001aa8 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e280      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002456:	4b55      	ldr	r3, [pc, #340]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002462:	f7ff fb2d 	bl	8001ac0 <HAL_GetREVID>
 8002466:	4603      	mov	r3, r0
 8002468:	f241 0203 	movw	r2, #4099	@ 0x1003
 800246c:	4293      	cmp	r3, r2
 800246e:	d817      	bhi.n	80024a0 <HAL_RCC_OscConfig+0x3ec>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	2b20      	cmp	r3, #32
 8002476:	d108      	bne.n	800248a <HAL_RCC_OscConfig+0x3d6>
 8002478:	4b4c      	ldr	r3, [pc, #304]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002480:	4a4a      	ldr	r2, [pc, #296]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002482:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002486:	6053      	str	r3, [r2, #4]
 8002488:	e02e      	b.n	80024e8 <HAL_RCC_OscConfig+0x434>
 800248a:	4b48      	ldr	r3, [pc, #288]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	069b      	lsls	r3, r3, #26
 8002498:	4944      	ldr	r1, [pc, #272]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800249a:	4313      	orrs	r3, r2
 800249c:	604b      	str	r3, [r1, #4]
 800249e:	e023      	b.n	80024e8 <HAL_RCC_OscConfig+0x434>
 80024a0:	4b42      	ldr	r3, [pc, #264]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a1b      	ldr	r3, [r3, #32]
 80024ac:	061b      	lsls	r3, r3, #24
 80024ae:	493f      	ldr	r1, [pc, #252]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	60cb      	str	r3, [r1, #12]
 80024b4:	e018      	b.n	80024e8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80024b6:	4b3d      	ldr	r3, [pc, #244]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a3c      	ldr	r2, [pc, #240]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80024bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c2:	f7ff faf1 	bl	8001aa8 <HAL_GetTick>
 80024c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80024ca:	f7ff faed 	bl	8001aa8 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e23d      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80024dc:	4b33      	ldr	r3, [pc, #204]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1f0      	bne.n	80024ca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d036      	beq.n	8002562 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	695b      	ldr	r3, [r3, #20]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d019      	beq.n	8002530 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024fc:	4b2b      	ldr	r3, [pc, #172]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 80024fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002500:	4a2a      	ldr	r2, [pc, #168]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002502:	f043 0301 	orr.w	r3, r3, #1
 8002506:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002508:	f7ff face 	bl	8001aa8 <HAL_GetTick>
 800250c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002510:	f7ff faca 	bl	8001aa8 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e21a      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002522:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d0f0      	beq.n	8002510 <HAL_RCC_OscConfig+0x45c>
 800252e:	e018      	b.n	8002562 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002530:	4b1e      	ldr	r3, [pc, #120]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002534:	4a1d      	ldr	r2, [pc, #116]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002536:	f023 0301 	bic.w	r3, r3, #1
 800253a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253c:	f7ff fab4 	bl	8001aa8 <HAL_GetTick>
 8002540:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002544:	f7ff fab0 	bl	8001aa8 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e200      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002556:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0320 	and.w	r3, r3, #32
 800256a:	2b00      	cmp	r3, #0
 800256c:	d039      	beq.n	80025e2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d01c      	beq.n	80025b0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002576:	4b0d      	ldr	r3, [pc, #52]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a0c      	ldr	r2, [pc, #48]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800257c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002580:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002582:	f7ff fa91 	bl	8001aa8 <HAL_GetTick>
 8002586:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800258a:	f7ff fa8d 	bl	8001aa8 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1dd      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800259c:	4b03      	ldr	r3, [pc, #12]	@ (80025ac <HAL_RCC_OscConfig+0x4f8>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x4d6>
 80025a8:	e01b      	b.n	80025e2 <HAL_RCC_OscConfig+0x52e>
 80025aa:	bf00      	nop
 80025ac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025b0:	4b9b      	ldr	r3, [pc, #620]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a9a      	ldr	r2, [pc, #616]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80025b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80025bc:	f7ff fa74 	bl	8001aa8 <HAL_GetTick>
 80025c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025c4:	f7ff fa70 	bl	8001aa8 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e1c0      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025d6:	4b92      	ldr	r3, [pc, #584]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8081 	beq.w	80026f2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80025f0:	4b8c      	ldr	r3, [pc, #560]	@ (8002824 <HAL_RCC_OscConfig+0x770>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a8b      	ldr	r2, [pc, #556]	@ (8002824 <HAL_RCC_OscConfig+0x770>)
 80025f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025fc:	f7ff fa54 	bl	8001aa8 <HAL_GetTick>
 8002600:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002604:	f7ff fa50 	bl	8001aa8 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b64      	cmp	r3, #100	@ 0x64
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e1a0      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002616:	4b83      	ldr	r3, [pc, #524]	@ (8002824 <HAL_RCC_OscConfig+0x770>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0f0      	beq.n	8002604 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d106      	bne.n	8002638 <HAL_RCC_OscConfig+0x584>
 800262a:	4b7d      	ldr	r3, [pc, #500]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800262c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800262e:	4a7c      	ldr	r2, [pc, #496]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6713      	str	r3, [r2, #112]	@ 0x70
 8002636:	e02d      	b.n	8002694 <HAL_RCC_OscConfig+0x5e0>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10c      	bne.n	800265a <HAL_RCC_OscConfig+0x5a6>
 8002640:	4b77      	ldr	r3, [pc, #476]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002644:	4a76      	ldr	r2, [pc, #472]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002646:	f023 0301 	bic.w	r3, r3, #1
 800264a:	6713      	str	r3, [r2, #112]	@ 0x70
 800264c:	4b74      	ldr	r3, [pc, #464]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800264e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002650:	4a73      	ldr	r2, [pc, #460]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002652:	f023 0304 	bic.w	r3, r3, #4
 8002656:	6713      	str	r3, [r2, #112]	@ 0x70
 8002658:	e01c      	b.n	8002694 <HAL_RCC_OscConfig+0x5e0>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b05      	cmp	r3, #5
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x5c8>
 8002662:	4b6f      	ldr	r3, [pc, #444]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002666:	4a6e      	ldr	r2, [pc, #440]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002668:	f043 0304 	orr.w	r3, r3, #4
 800266c:	6713      	str	r3, [r2, #112]	@ 0x70
 800266e:	4b6c      	ldr	r3, [pc, #432]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002672:	4a6b      	ldr	r2, [pc, #428]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6713      	str	r3, [r2, #112]	@ 0x70
 800267a:	e00b      	b.n	8002694 <HAL_RCC_OscConfig+0x5e0>
 800267c:	4b68      	ldr	r3, [pc, #416]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800267e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002680:	4a67      	ldr	r2, [pc, #412]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	6713      	str	r3, [r2, #112]	@ 0x70
 8002688:	4b65      	ldr	r3, [pc, #404]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800268a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800268c:	4a64      	ldr	r2, [pc, #400]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800268e:	f023 0304 	bic.w	r3, r3, #4
 8002692:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d015      	beq.n	80026c8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7ff fa04 	bl	8001aa8 <HAL_GetTick>
 80026a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a4:	f7ff fa00 	bl	8001aa8 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e14e      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026ba:	4b59      	ldr	r3, [pc, #356]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80026bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0ee      	beq.n	80026a4 <HAL_RCC_OscConfig+0x5f0>
 80026c6:	e014      	b.n	80026f2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7ff f9ee 	bl	8001aa8 <HAL_GetTick>
 80026cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7ff f9ea 	bl	8001aa8 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e138      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80026e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1ee      	bne.n	80026d0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 812d 	beq.w	8002956 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80026fc:	4b48      	ldr	r3, [pc, #288]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002704:	2b18      	cmp	r3, #24
 8002706:	f000 80bd 	beq.w	8002884 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	2b02      	cmp	r3, #2
 8002710:	f040 809e 	bne.w	8002850 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002714:	4b42      	ldr	r3, [pc, #264]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a41      	ldr	r2, [pc, #260]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800271a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800271e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002720:	f7ff f9c2 	bl	8001aa8 <HAL_GetTick>
 8002724:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002728:	f7ff f9be 	bl	8001aa8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e10e      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800273a:	4b39      	ldr	r3, [pc, #228]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002746:	4b36      	ldr	r3, [pc, #216]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002748:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800274a:	4b37      	ldr	r3, [pc, #220]	@ (8002828 <HAL_RCC_OscConfig+0x774>)
 800274c:	4013      	ands	r3, r2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002756:	0112      	lsls	r2, r2, #4
 8002758:	430a      	orrs	r2, r1
 800275a:	4931      	ldr	r1, [pc, #196]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800275c:	4313      	orrs	r3, r2
 800275e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002764:	3b01      	subs	r3, #1
 8002766:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276e:	3b01      	subs	r3, #1
 8002770:	025b      	lsls	r3, r3, #9
 8002772:	b29b      	uxth	r3, r3
 8002774:	431a      	orrs	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800277a:	3b01      	subs	r3, #1
 800277c:	041b      	lsls	r3, r3, #16
 800277e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002788:	3b01      	subs	r3, #1
 800278a:	061b      	lsls	r3, r3, #24
 800278c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002790:	4923      	ldr	r1, [pc, #140]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002792:	4313      	orrs	r3, r2
 8002794:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002796:	4b22      	ldr	r3, [pc, #136]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279a:	4a21      	ldr	r2, [pc, #132]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800279c:	f023 0301 	bic.w	r3, r3, #1
 80027a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027a6:	4b21      	ldr	r3, [pc, #132]	@ (800282c <HAL_RCC_OscConfig+0x778>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027ae:	00d2      	lsls	r2, r2, #3
 80027b0:	491b      	ldr	r1, [pc, #108]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ba:	f023 020c 	bic.w	r2, r3, #12
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	4917      	ldr	r1, [pc, #92]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80027c8:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027cc:	f023 0202 	bic.w	r2, r3, #2
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d4:	4912      	ldr	r1, [pc, #72]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80027da:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027de:	4a10      	ldr	r2, [pc, #64]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80027f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 80027f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80027fe:	4b08      	ldr	r3, [pc, #32]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002802:	4a07      	ldr	r2, [pc, #28]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800280a:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a04      	ldr	r2, [pc, #16]	@ (8002820 <HAL_RCC_OscConfig+0x76c>)
 8002810:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002816:	f7ff f947 	bl	8001aa8 <HAL_GetTick>
 800281a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800281c:	e011      	b.n	8002842 <HAL_RCC_OscConfig+0x78e>
 800281e:	bf00      	nop
 8002820:	58024400 	.word	0x58024400
 8002824:	58024800 	.word	0x58024800
 8002828:	fffffc0c 	.word	0xfffffc0c
 800282c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002830:	f7ff f93a 	bl	8001aa8 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e08a      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002842:	4b47      	ldr	r3, [pc, #284]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0f0      	beq.n	8002830 <HAL_RCC_OscConfig+0x77c>
 800284e:	e082      	b.n	8002956 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002850:	4b43      	ldr	r3, [pc, #268]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a42      	ldr	r2, [pc, #264]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002856:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800285a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285c:	f7ff f924 	bl	8001aa8 <HAL_GetTick>
 8002860:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002864:	f7ff f920 	bl	8001aa8 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e070      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002876:	4b3a      	ldr	r3, [pc, #232]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x7b0>
 8002882:	e068      	b.n	8002956 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002884:	4b36      	ldr	r3, [pc, #216]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002888:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800288a:	4b35      	ldr	r3, [pc, #212]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002894:	2b01      	cmp	r3, #1
 8002896:	d031      	beq.n	80028fc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f003 0203 	and.w	r2, r3, #3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d12a      	bne.n	80028fc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d122      	bne.n	80028fc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d11a      	bne.n	80028fc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	0a5b      	lsrs	r3, r3, #9
 80028ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028d2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d111      	bne.n	80028fc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	0c1b      	lsrs	r3, r3, #16
 80028dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d108      	bne.n	80028fc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	0e1b      	lsrs	r3, r3, #24
 80028ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d001      	beq.n	8002900 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e02b      	b.n	8002958 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002900:	4b17      	ldr	r3, [pc, #92]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002904:	08db      	lsrs	r3, r3, #3
 8002906:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800290a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	429a      	cmp	r2, r3
 8002914:	d01f      	beq.n	8002956 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002916:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291a:	4a11      	ldr	r2, [pc, #68]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 800291c:	f023 0301 	bic.w	r3, r3, #1
 8002920:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002922:	f7ff f8c1 	bl	8001aa8 <HAL_GetTick>
 8002926:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002928:	bf00      	nop
 800292a:	f7ff f8bd 	bl	8001aa8 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002932:	4293      	cmp	r3, r2
 8002934:	d0f9      	beq.n	800292a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002936:	4b0a      	ldr	r3, [pc, #40]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002938:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800293a:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <HAL_RCC_OscConfig+0x8b0>)
 800293c:	4013      	ands	r3, r2
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002942:	00d2      	lsls	r2, r2, #3
 8002944:	4906      	ldr	r1, [pc, #24]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002946:	4313      	orrs	r3, r2
 8002948:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800294a:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 800294c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294e:	4a04      	ldr	r2, [pc, #16]	@ (8002960 <HAL_RCC_OscConfig+0x8ac>)
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3730      	adds	r7, #48	@ 0x30
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	58024400 	.word	0x58024400
 8002964:	ffff0007 	.word	0xffff0007

08002968 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e19c      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800297c:	4b8a      	ldr	r3, [pc, #552]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 030f 	and.w	r3, r3, #15
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d910      	bls.n	80029ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298a:	4b87      	ldr	r3, [pc, #540]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f023 020f 	bic.w	r2, r3, #15
 8002992:	4985      	ldr	r1, [pc, #532]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	4313      	orrs	r3, r2
 8002998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800299a:	4b83      	ldr	r3, [pc, #524]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d001      	beq.n	80029ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e184      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d010      	beq.n	80029da <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691a      	ldr	r2, [r3, #16]
 80029bc:	4b7b      	ldr	r3, [pc, #492]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d908      	bls.n	80029da <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80029c8:	4b78      	ldr	r3, [pc, #480]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	4975      	ldr	r1, [pc, #468]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d010      	beq.n	8002a08 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695a      	ldr	r2, [r3, #20]
 80029ea:	4b70      	ldr	r3, [pc, #448]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d908      	bls.n	8002a08 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80029f6:	4b6d      	ldr	r3, [pc, #436]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	496a      	ldr	r1, [pc, #424]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0310 	and.w	r3, r3, #16
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d010      	beq.n	8002a36 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	699a      	ldr	r2, [r3, #24]
 8002a18:	4b64      	ldr	r3, [pc, #400]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d908      	bls.n	8002a36 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002a24:	4b61      	ldr	r3, [pc, #388]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	495e      	ldr	r1, [pc, #376]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d010      	beq.n	8002a64 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69da      	ldr	r2, [r3, #28]
 8002a46:	4b59      	ldr	r3, [pc, #356]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d908      	bls.n	8002a64 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002a52:	4b56      	ldr	r3, [pc, #344]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	4953      	ldr	r1, [pc, #332]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d010      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	4b4d      	ldr	r3, [pc, #308]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d908      	bls.n	8002a92 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a80:	4b4a      	ldr	r3, [pc, #296]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f023 020f 	bic.w	r2, r3, #15
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	4947      	ldr	r1, [pc, #284]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d055      	beq.n	8002b4a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002a9e:	4b43      	ldr	r3, [pc, #268]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	4940      	ldr	r1, [pc, #256]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d107      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d121      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0f6      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b03      	cmp	r3, #3
 8002ace:	d107      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ad0:	4b36      	ldr	r3, [pc, #216]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d115      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e0ea      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d107      	bne.n	8002af8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ae8:	4b30      	ldr	r3, [pc, #192]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d109      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0de      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002af8:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0304 	and.w	r3, r3, #4
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e0d6      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b08:	4b28      	ldr	r3, [pc, #160]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	f023 0207 	bic.w	r2, r3, #7
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	4925      	ldr	r1, [pc, #148]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b1a:	f7fe ffc5 	bl	8001aa8 <HAL_GetTick>
 8002b1e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b20:	e00a      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b22:	f7fe ffc1 	bl	8001aa8 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e0be      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b38:	4b1c      	ldr	r3, [pc, #112]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d1eb      	bne.n	8002b22 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d010      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	4b14      	ldr	r3, [pc, #80]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d208      	bcs.n	8002b78 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b66:	4b11      	ldr	r3, [pc, #68]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	f023 020f 	bic.w	r2, r3, #15
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	490e      	ldr	r1, [pc, #56]	@ (8002bac <HAL_RCC_ClockConfig+0x244>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 030f 	and.w	r3, r3, #15
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d214      	bcs.n	8002bb0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b86:	4b08      	ldr	r3, [pc, #32]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 020f 	bic.w	r2, r3, #15
 8002b8e:	4906      	ldr	r1, [pc, #24]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b96:	4b04      	ldr	r3, [pc, #16]	@ (8002ba8 <HAL_RCC_ClockConfig+0x240>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d005      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e086      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x34e>
 8002ba8:	52002000 	.word	0x52002000
 8002bac:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d010      	beq.n	8002bde <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691a      	ldr	r2, [r3, #16]
 8002bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d208      	bcs.n	8002bde <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	4939      	ldr	r1, [pc, #228]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d010      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695a      	ldr	r2, [r3, #20]
 8002bee:	4b34      	ldr	r3, [pc, #208]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d208      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002bfa:	4b31      	ldr	r3, [pc, #196]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	492e      	ldr	r1, [pc, #184]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0310 	and.w	r3, r3, #16
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d010      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699a      	ldr	r2, [r3, #24]
 8002c1c:	4b28      	ldr	r3, [pc, #160]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d208      	bcs.n	8002c3a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002c28:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	4922      	ldr	r1, [pc, #136]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d010      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69da      	ldr	r2, [r3, #28]
 8002c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d208      	bcs.n	8002c68 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c56:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	4917      	ldr	r1, [pc, #92]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c68:	f000 f834 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	4b14      	ldr	r3, [pc, #80]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	0a1b      	lsrs	r3, r3, #8
 8002c74:	f003 030f 	and.w	r3, r3, #15
 8002c78:	4912      	ldr	r1, [pc, #72]	@ (8002cc4 <HAL_RCC_ClockConfig+0x35c>)
 8002c7a:	5ccb      	ldrb	r3, [r1, r3]
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	fa22 f303 	lsr.w	r3, r2, r3
 8002c84:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c86:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <HAL_RCC_ClockConfig+0x358>)
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc4 <HAL_RCC_ClockConfig+0x35c>)
 8002c90:	5cd3      	ldrb	r3, [r2, r3]
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc8 <HAL_RCC_ClockConfig+0x360>)
 8002c9e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ccc <HAL_RCC_ClockConfig+0x364>)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd0 <HAL_RCC_ClockConfig+0x368>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe feb2 	bl	8001a14 <HAL_InitTick>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	58024400 	.word	0x58024400
 8002cc4:	0800a3b4 	.word	0x0800a3b4
 8002cc8:	24000004 	.word	0x24000004
 8002ccc:	24000000 	.word	0x24000000
 8002cd0:	24000008 	.word	0x24000008

08002cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b089      	sub	sp, #36	@ 0x24
 8002cd8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cda:	4bb3      	ldr	r3, [pc, #716]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ce2:	2b18      	cmp	r3, #24
 8002ce4:	f200 8155 	bhi.w	8002f92 <HAL_RCC_GetSysClockFreq+0x2be>
 8002ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cee:	bf00      	nop
 8002cf0:	08002d55 	.word	0x08002d55
 8002cf4:	08002f93 	.word	0x08002f93
 8002cf8:	08002f93 	.word	0x08002f93
 8002cfc:	08002f93 	.word	0x08002f93
 8002d00:	08002f93 	.word	0x08002f93
 8002d04:	08002f93 	.word	0x08002f93
 8002d08:	08002f93 	.word	0x08002f93
 8002d0c:	08002f93 	.word	0x08002f93
 8002d10:	08002d7b 	.word	0x08002d7b
 8002d14:	08002f93 	.word	0x08002f93
 8002d18:	08002f93 	.word	0x08002f93
 8002d1c:	08002f93 	.word	0x08002f93
 8002d20:	08002f93 	.word	0x08002f93
 8002d24:	08002f93 	.word	0x08002f93
 8002d28:	08002f93 	.word	0x08002f93
 8002d2c:	08002f93 	.word	0x08002f93
 8002d30:	08002d81 	.word	0x08002d81
 8002d34:	08002f93 	.word	0x08002f93
 8002d38:	08002f93 	.word	0x08002f93
 8002d3c:	08002f93 	.word	0x08002f93
 8002d40:	08002f93 	.word	0x08002f93
 8002d44:	08002f93 	.word	0x08002f93
 8002d48:	08002f93 	.word	0x08002f93
 8002d4c:	08002f93 	.word	0x08002f93
 8002d50:	08002d87 	.word	0x08002d87
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d54:	4b94      	ldr	r3, [pc, #592]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0320 	and.w	r3, r3, #32
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d009      	beq.n	8002d74 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d60:	4b91      	ldr	r3, [pc, #580]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	08db      	lsrs	r3, r3, #3
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	4a90      	ldr	r2, [pc, #576]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d70:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002d72:	e111      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002d74:	4b8d      	ldr	r3, [pc, #564]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d76:	61bb      	str	r3, [r7, #24]
      break;
 8002d78:	e10e      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002d7a:	4b8d      	ldr	r3, [pc, #564]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002d7c:	61bb      	str	r3, [r7, #24]
      break;
 8002d7e:	e10b      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002d80:	4b8c      	ldr	r3, [pc, #560]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002d82:	61bb      	str	r3, [r7, #24]
      break;
 8002d84:	e108      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d86:	4b88      	ldr	r3, [pc, #544]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8a:	f003 0303 	and.w	r3, r3, #3
 8002d8e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002d90:	4b85      	ldr	r3, [pc, #532]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d94:	091b      	lsrs	r3, r3, #4
 8002d96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d9a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002d9c:	4b82      	ldr	r3, [pc, #520]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002da6:	4b80      	ldr	r3, [pc, #512]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002da8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002daa:	08db      	lsrs	r3, r3, #3
 8002dac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	fb02 f303 	mul.w	r3, r2, r3
 8002db6:	ee07 3a90 	vmov	s15, r3
 8002dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dbe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f000 80e1 	beq.w	8002f8c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	f000 8083 	beq.w	8002ed8 <HAL_RCC_GetSysClockFreq+0x204>
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	f200 80a1 	bhi.w	8002f1c <HAL_RCC_GetSysClockFreq+0x248>
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0x114>
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d056      	beq.n	8002e94 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002de6:	e099      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002de8:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0320 	and.w	r3, r3, #32
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d02d      	beq.n	8002e50 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002df4:	4b6c      	ldr	r3, [pc, #432]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	08db      	lsrs	r3, r3, #3
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	4a6b      	ldr	r2, [pc, #428]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e00:	fa22 f303 	lsr.w	r3, r2, r3
 8002e04:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	ee07 3a90 	vmov	s15, r3
 8002e0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	ee07 3a90 	vmov	s15, r3
 8002e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e1e:	4b62      	ldr	r3, [pc, #392]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e26:	ee07 3a90 	vmov	s15, r3
 8002e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e32:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002fb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e4a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002e4e:	e087      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	ee07 3a90 	vmov	s15, r3
 8002e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e5a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002fbc <HAL_RCC_GetSysClockFreq+0x2e8>
 8002e5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e62:	4b51      	ldr	r3, [pc, #324]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e6a:	ee07 3a90 	vmov	s15, r3
 8002e6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e72:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e76:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002fb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e8e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e92:	e065      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	ee07 3a90 	vmov	s15, r3
 8002e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e9e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002fc0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002ea2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ea6:	4b40      	ldr	r3, [pc, #256]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eae:	ee07 3a90 	vmov	s15, r3
 8002eb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002eba:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002fb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ebe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ec2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ec6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002eca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ece:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ed2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ed6:	e043      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	ee07 3a90 	vmov	s15, r3
 8002ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ee2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002fc4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002ee6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002eea:	4b2f      	ldr	r3, [pc, #188]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef2:	ee07 3a90 	vmov	s15, r3
 8002ef6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002efa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002efe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002fb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f1a:	e021      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	ee07 3a90 	vmov	s15, r3
 8002f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f26:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002fc0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f36:	ee07 3a90 	vmov	s15, r3
 8002f3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f42:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002fb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f5e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002f60:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f64:	0a5b      	lsrs	r3, r3, #9
 8002f66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	ee07 3a90 	vmov	s15, r3
 8002f74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f78:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f84:	ee17 3a90 	vmov	r3, s15
 8002f88:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002f8a:	e005      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	61bb      	str	r3, [r7, #24]
      break;
 8002f90:	e002      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002f92:	4b07      	ldr	r3, [pc, #28]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f94:	61bb      	str	r3, [r7, #24]
      break;
 8002f96:	bf00      	nop
  }

  return sysclockfreq;
 8002f98:	69bb      	ldr	r3, [r7, #24]
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3724      	adds	r7, #36	@ 0x24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	58024400 	.word	0x58024400
 8002fac:	03d09000 	.word	0x03d09000
 8002fb0:	003d0900 	.word	0x003d0900
 8002fb4:	017d7840 	.word	0x017d7840
 8002fb8:	46000000 	.word	0x46000000
 8002fbc:	4c742400 	.word	0x4c742400
 8002fc0:	4a742400 	.word	0x4a742400
 8002fc4:	4bbebc20 	.word	0x4bbebc20

08002fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002fce:	f7ff fe81 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	4b10      	ldr	r3, [pc, #64]	@ (8003018 <HAL_RCC_GetHCLKFreq+0x50>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	490f      	ldr	r1, [pc, #60]	@ (800301c <HAL_RCC_GetHCLKFreq+0x54>)
 8002fe0:	5ccb      	ldrb	r3, [r1, r3]
 8002fe2:	f003 031f 	and.w	r3, r3, #31
 8002fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002fec:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <HAL_RCC_GetHCLKFreq+0x50>)
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	f003 030f 	and.w	r3, r3, #15
 8002ff4:	4a09      	ldr	r2, [pc, #36]	@ (800301c <HAL_RCC_GetHCLKFreq+0x54>)
 8002ff6:	5cd3      	ldrb	r3, [r2, r3]
 8002ff8:	f003 031f 	and.w	r3, r3, #31
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8003002:	4a07      	ldr	r2, [pc, #28]	@ (8003020 <HAL_RCC_GetHCLKFreq+0x58>)
 8003004:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003006:	4a07      	ldr	r2, [pc, #28]	@ (8003024 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800300c:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <HAL_RCC_GetHCLKFreq+0x58>)
 800300e:	681b      	ldr	r3, [r3, #0]
}
 8003010:	4618      	mov	r0, r3
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	58024400 	.word	0x58024400
 800301c:	0800a3b4 	.word	0x0800a3b4
 8003020:	24000004 	.word	0x24000004
 8003024:	24000000 	.word	0x24000000

08003028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800302c:	f7ff ffcc 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8003030:	4602      	mov	r2, r0
 8003032:	4b06      	ldr	r3, [pc, #24]	@ (800304c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	091b      	lsrs	r3, r3, #4
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	4904      	ldr	r1, [pc, #16]	@ (8003050 <HAL_RCC_GetPCLK1Freq+0x28>)
 800303e:	5ccb      	ldrb	r3, [r1, r3]
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003048:	4618      	mov	r0, r3
 800304a:	bd80      	pop	{r7, pc}
 800304c:	58024400 	.word	0x58024400
 8003050:	0800a3b4 	.word	0x0800a3b4

08003054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003058:	f7ff ffb6 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 800305c:	4602      	mov	r2, r0
 800305e:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	0a1b      	lsrs	r3, r3, #8
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	4904      	ldr	r1, [pc, #16]	@ (800307c <HAL_RCC_GetPCLK2Freq+0x28>)
 800306a:	5ccb      	ldrb	r3, [r1, r3]
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	58024400 	.word	0x58024400
 800307c:	0800a3b4 	.word	0x0800a3b4

08003080 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003084:	b0ca      	sub	sp, #296	@ 0x128
 8003086:	af00      	add	r7, sp, #0
 8003088:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800308c:	2300      	movs	r3, #0
 800308e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003092:	2300      	movs	r3, #0
 8003094:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80030a4:	2500      	movs	r5, #0
 80030a6:	ea54 0305 	orrs.w	r3, r4, r5
 80030aa:	d049      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80030ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80030b6:	d02f      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80030b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80030bc:	d828      	bhi.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80030be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030c2:	d01a      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80030c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030c8:	d822      	bhi.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80030ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030d2:	d007      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80030d4:	e01c      	b.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030d6:	4bb8      	ldr	r3, [pc, #736]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030da:	4ab7      	ldr	r2, [pc, #732]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030e2:	e01a      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80030e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e8:	3308      	adds	r3, #8
 80030ea:	2102      	movs	r1, #2
 80030ec:	4618      	mov	r0, r3
 80030ee:	f001 fc8f 	bl	8004a10 <RCCEx_PLL2_Config>
 80030f2:	4603      	mov	r3, r0
 80030f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030f8:	e00f      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80030fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030fe:	3328      	adds	r3, #40	@ 0x28
 8003100:	2102      	movs	r1, #2
 8003102:	4618      	mov	r0, r3
 8003104:	f001 fd36 	bl	8004b74 <RCCEx_PLL3_Config>
 8003108:	4603      	mov	r3, r0
 800310a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800310e:	e004      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003116:	e000      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800311a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10a      	bne.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003122:	4ba5      	ldr	r3, [pc, #660]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003126:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800312a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800312e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003130:	4aa1      	ldr	r2, [pc, #644]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003132:	430b      	orrs	r3, r1
 8003134:	6513      	str	r3, [r2, #80]	@ 0x50
 8003136:	e003      	b.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003138:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800313c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003148:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800314c:	f04f 0900 	mov.w	r9, #0
 8003150:	ea58 0309 	orrs.w	r3, r8, r9
 8003154:	d047      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800315a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315c:	2b04      	cmp	r3, #4
 800315e:	d82a      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003160:	a201      	add	r2, pc, #4	@ (adr r2, 8003168 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003166:	bf00      	nop
 8003168:	0800317d 	.word	0x0800317d
 800316c:	0800318b 	.word	0x0800318b
 8003170:	080031a1 	.word	0x080031a1
 8003174:	080031bf 	.word	0x080031bf
 8003178:	080031bf 	.word	0x080031bf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800317c:	4b8e      	ldr	r3, [pc, #568]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800317e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003180:	4a8d      	ldr	r2, [pc, #564]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003188:	e01a      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800318a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318e:	3308      	adds	r3, #8
 8003190:	2100      	movs	r1, #0
 8003192:	4618      	mov	r0, r3
 8003194:	f001 fc3c 	bl	8004a10 <RCCEx_PLL2_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800319e:	e00f      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031a4:	3328      	adds	r3, #40	@ 0x28
 80031a6:	2100      	movs	r1, #0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f001 fce3 	bl	8004b74 <RCCEx_PLL3_Config>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031b4:	e004      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031bc:	e000      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80031be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10a      	bne.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031c8:	4b7b      	ldr	r3, [pc, #492]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031cc:	f023 0107 	bic.w	r1, r3, #7
 80031d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d6:	4a78      	ldr	r2, [pc, #480]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031d8:	430b      	orrs	r3, r1
 80031da:	6513      	str	r3, [r2, #80]	@ 0x50
 80031dc:	e003      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80031e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ee:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80031f2:	f04f 0b00 	mov.w	fp, #0
 80031f6:	ea5a 030b 	orrs.w	r3, sl, fp
 80031fa:	d04c      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80031fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003206:	d030      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003208:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800320c:	d829      	bhi.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800320e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003210:	d02d      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003212:	2bc0      	cmp	r3, #192	@ 0xc0
 8003214:	d825      	bhi.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003216:	2b80      	cmp	r3, #128	@ 0x80
 8003218:	d018      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800321a:	2b80      	cmp	r3, #128	@ 0x80
 800321c:	d821      	bhi.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003222:	2b40      	cmp	r3, #64	@ 0x40
 8003224:	d007      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003226:	e01c      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003228:	4b63      	ldr	r3, [pc, #396]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	4a62      	ldr	r2, [pc, #392]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800322e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003232:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003234:	e01c      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800323a:	3308      	adds	r3, #8
 800323c:	2100      	movs	r1, #0
 800323e:	4618      	mov	r0, r3
 8003240:	f001 fbe6 	bl	8004a10 <RCCEx_PLL2_Config>
 8003244:	4603      	mov	r3, r0
 8003246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800324a:	e011      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800324c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003250:	3328      	adds	r3, #40	@ 0x28
 8003252:	2100      	movs	r1, #0
 8003254:	4618      	mov	r0, r3
 8003256:	f001 fc8d 	bl	8004b74 <RCCEx_PLL3_Config>
 800325a:	4603      	mov	r3, r0
 800325c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003260:	e006      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003268:	e002      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800326a:	bf00      	nop
 800326c:	e000      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800326e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10a      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003278:	4b4f      	ldr	r3, [pc, #316]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800327a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800327c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003286:	4a4c      	ldr	r2, [pc, #304]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003288:	430b      	orrs	r3, r1
 800328a:	6513      	str	r3, [r2, #80]	@ 0x50
 800328c:	e003      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003292:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80032a2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80032a6:	2300      	movs	r3, #0
 80032a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80032ac:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80032b0:	460b      	mov	r3, r1
 80032b2:	4313      	orrs	r3, r2
 80032b4:	d053      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80032b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80032be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032c2:	d035      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80032c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032c8:	d82e      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80032ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80032ce:	d031      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80032d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80032d4:	d828      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80032d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032da:	d01a      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80032dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032e0:	d822      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80032e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032ea:	d007      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80032ec:	e01c      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032ee:	4b32      	ldr	r3, [pc, #200]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	4a31      	ldr	r2, [pc, #196]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032fa:	e01c      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003300:	3308      	adds	r3, #8
 8003302:	2100      	movs	r1, #0
 8003304:	4618      	mov	r0, r3
 8003306:	f001 fb83 	bl	8004a10 <RCCEx_PLL2_Config>
 800330a:	4603      	mov	r3, r0
 800330c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003310:	e011      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003316:	3328      	adds	r3, #40	@ 0x28
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f001 fc2a 	bl	8004b74 <RCCEx_PLL3_Config>
 8003320:	4603      	mov	r3, r0
 8003322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003326:	e006      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800332e:	e002      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003330:	bf00      	nop
 8003332:	e000      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003336:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10b      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800333e:	4b1e      	ldr	r3, [pc, #120]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003342:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800334a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800334e:	4a1a      	ldr	r2, [pc, #104]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003350:	430b      	orrs	r3, r1
 8003352:	6593      	str	r3, [r2, #88]	@ 0x58
 8003354:	e003      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800335a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800335e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003366:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800336a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800336e:	2300      	movs	r3, #0
 8003370:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003374:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003378:	460b      	mov	r3, r1
 800337a:	4313      	orrs	r3, r2
 800337c:	d056      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800337e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003382:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003386:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800338a:	d038      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800338c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003390:	d831      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003392:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003396:	d034      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003398:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800339c:	d82b      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800339e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033a2:	d01d      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80033a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033a8:	d825      	bhi.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d006      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80033ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033b2:	d00a      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80033b4:	e01f      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80033b6:	bf00      	nop
 80033b8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033bc:	4ba2      	ldr	r3, [pc, #648]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c0:	4aa1      	ldr	r2, [pc, #644]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033c8:	e01c      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ce:	3308      	adds	r3, #8
 80033d0:	2100      	movs	r1, #0
 80033d2:	4618      	mov	r0, r3
 80033d4:	f001 fb1c 	bl	8004a10 <RCCEx_PLL2_Config>
 80033d8:	4603      	mov	r3, r0
 80033da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80033de:	e011      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e4:	3328      	adds	r3, #40	@ 0x28
 80033e6:	2100      	movs	r1, #0
 80033e8:	4618      	mov	r0, r3
 80033ea:	f001 fbc3 	bl	8004b74 <RCCEx_PLL3_Config>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033f4:	e006      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033fc:	e002      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80033fe:	bf00      	nop
 8003400:	e000      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003402:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003404:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10b      	bne.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800340c:	4b8e      	ldr	r3, [pc, #568]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800340e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003410:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003418:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800341c:	4a8a      	ldr	r2, [pc, #552]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800341e:	430b      	orrs	r3, r1
 8003420:	6593      	str	r3, [r2, #88]	@ 0x58
 8003422:	e003      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800342c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003438:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800343c:	2300      	movs	r3, #0
 800343e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003442:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003446:	460b      	mov	r3, r1
 8003448:	4313      	orrs	r3, r2
 800344a:	d03a      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800344c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003452:	2b30      	cmp	r3, #48	@ 0x30
 8003454:	d01f      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003456:	2b30      	cmp	r3, #48	@ 0x30
 8003458:	d819      	bhi.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800345a:	2b20      	cmp	r3, #32
 800345c:	d00c      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800345e:	2b20      	cmp	r3, #32
 8003460:	d815      	bhi.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003462:	2b00      	cmp	r3, #0
 8003464:	d019      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003466:	2b10      	cmp	r3, #16
 8003468:	d111      	bne.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800346a:	4b77      	ldr	r3, [pc, #476]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	4a76      	ldr	r2, [pc, #472]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003476:	e011      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	3308      	adds	r3, #8
 800347e:	2102      	movs	r1, #2
 8003480:	4618      	mov	r0, r3
 8003482:	f001 fac5 	bl	8004a10 <RCCEx_PLL2_Config>
 8003486:	4603      	mov	r3, r0
 8003488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800348c:	e006      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003494:	e002      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003496:	bf00      	nop
 8003498:	e000      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800349a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800349c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10a      	bne.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80034a4:	4b68      	ldr	r3, [pc, #416]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b2:	4a65      	ldr	r2, [pc, #404]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034b4:	430b      	orrs	r3, r1
 80034b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034b8:	e003      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80034c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80034ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80034d2:	2300      	movs	r3, #0
 80034d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80034d8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80034dc:	460b      	mov	r3, r1
 80034de:	4313      	orrs	r3, r2
 80034e0:	d051      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80034e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034ec:	d035      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80034ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f2:	d82e      	bhi.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034f8:	d031      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80034fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034fe:	d828      	bhi.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003500:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003504:	d01a      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003506:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800350a:	d822      	bhi.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003514:	d007      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003516:	e01c      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003518:	4b4b      	ldr	r3, [pc, #300]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800351a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351c:	4a4a      	ldr	r2, [pc, #296]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800351e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003522:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003524:	e01c      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352a:	3308      	adds	r3, #8
 800352c:	2100      	movs	r1, #0
 800352e:	4618      	mov	r0, r3
 8003530:	f001 fa6e 	bl	8004a10 <RCCEx_PLL2_Config>
 8003534:	4603      	mov	r3, r0
 8003536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800353a:	e011      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800353c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003540:	3328      	adds	r3, #40	@ 0x28
 8003542:	2100      	movs	r1, #0
 8003544:	4618      	mov	r0, r3
 8003546:	f001 fb15 	bl	8004b74 <RCCEx_PLL3_Config>
 800354a:	4603      	mov	r3, r0
 800354c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003550:	e006      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003558:	e002      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800355a:	bf00      	nop
 800355c:	e000      	b.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800355e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003564:	2b00      	cmp	r3, #0
 8003566:	d10a      	bne.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003568:	4b37      	ldr	r3, [pc, #220]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800356a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800356c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003576:	4a34      	ldr	r2, [pc, #208]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003578:	430b      	orrs	r3, r1
 800357a:	6513      	str	r3, [r2, #80]	@ 0x50
 800357c:	e003      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800357e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003582:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800358a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003592:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003596:	2300      	movs	r3, #0
 8003598:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800359c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80035a0:	460b      	mov	r3, r1
 80035a2:	4313      	orrs	r3, r2
 80035a4:	d056      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80035a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035b0:	d033      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80035b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035b6:	d82c      	bhi.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80035b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035bc:	d02f      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80035be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035c2:	d826      	bhi.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80035c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80035c8:	d02b      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80035ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80035ce:	d820      	bhi.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80035d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035d4:	d012      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80035d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035da:	d81a      	bhi.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d022      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80035e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035e4:	d115      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ea:	3308      	adds	r3, #8
 80035ec:	2101      	movs	r1, #1
 80035ee:	4618      	mov	r0, r3
 80035f0:	f001 fa0e 	bl	8004a10 <RCCEx_PLL2_Config>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80035fa:	e015      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003600:	3328      	adds	r3, #40	@ 0x28
 8003602:	2101      	movs	r1, #1
 8003604:	4618      	mov	r0, r3
 8003606:	f001 fab5 	bl	8004b74 <RCCEx_PLL3_Config>
 800360a:	4603      	mov	r3, r0
 800360c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003610:	e00a      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003618:	e006      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800361a:	bf00      	nop
 800361c:	e004      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800361e:	bf00      	nop
 8003620:	e002      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003622:	bf00      	nop
 8003624:	e000      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003626:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003628:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800362c:	2b00      	cmp	r3, #0
 800362e:	d10d      	bne.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003630:	4b05      	ldr	r3, [pc, #20]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003634:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800363e:	4a02      	ldr	r2, [pc, #8]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003640:	430b      	orrs	r3, r1
 8003642:	6513      	str	r3, [r2, #80]	@ 0x50
 8003644:	e006      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003646:	bf00      	nop
 8003648:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800364c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003650:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003660:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003664:	2300      	movs	r3, #0
 8003666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800366a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800366e:	460b      	mov	r3, r1
 8003670:	4313      	orrs	r3, r2
 8003672:	d055      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003678:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800367c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003680:	d033      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003682:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003686:	d82c      	bhi.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800368c:	d02f      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800368e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003692:	d826      	bhi.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003694:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003698:	d02b      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800369a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800369e:	d820      	bhi.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80036a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036a4:	d012      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80036a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036aa:	d81a      	bhi.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d022      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80036b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036b4:	d115      	bne.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ba:	3308      	adds	r3, #8
 80036bc:	2101      	movs	r1, #1
 80036be:	4618      	mov	r0, r3
 80036c0:	f001 f9a6 	bl	8004a10 <RCCEx_PLL2_Config>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80036ca:	e015      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d0:	3328      	adds	r3, #40	@ 0x28
 80036d2:	2101      	movs	r1, #1
 80036d4:	4618      	mov	r0, r3
 80036d6:	f001 fa4d 	bl	8004b74 <RCCEx_PLL3_Config>
 80036da:	4603      	mov	r3, r0
 80036dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80036e0:	e00a      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036e8:	e006      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036ea:	bf00      	nop
 80036ec:	e004      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036ee:	bf00      	nop
 80036f0:	e002      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036f2:	bf00      	nop
 80036f4:	e000      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10b      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003700:	4ba3      	ldr	r3, [pc, #652]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003704:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003710:	4a9f      	ldr	r2, [pc, #636]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003712:	430b      	orrs	r3, r1
 8003714:	6593      	str	r3, [r2, #88]	@ 0x58
 8003716:	e003      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800371c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003728:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800372c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003730:	2300      	movs	r3, #0
 8003732:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003736:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800373a:	460b      	mov	r3, r1
 800373c:	4313      	orrs	r3, r2
 800373e:	d037      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003746:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800374a:	d00e      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800374c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003750:	d816      	bhi.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d018      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003756:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800375a:	d111      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800375c:	4b8c      	ldr	r3, [pc, #560]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	4a8b      	ldr	r2, [pc, #556]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003768:	e00f      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800376a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376e:	3308      	adds	r3, #8
 8003770:	2101      	movs	r1, #1
 8003772:	4618      	mov	r0, r3
 8003774:	f001 f94c 	bl	8004a10 <RCCEx_PLL2_Config>
 8003778:	4603      	mov	r3, r0
 800377a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800377e:	e004      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003786:	e000      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003788:	bf00      	nop
    }

    if (ret == HAL_OK)
 800378a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10a      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003792:	4b7f      	ldr	r3, [pc, #508]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003796:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800379a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a0:	4a7b      	ldr	r2, [pc, #492]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037a2:	430b      	orrs	r3, r1
 80037a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80037a6:	e003      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80037b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80037bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037c0:	2300      	movs	r3, #0
 80037c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80037c6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4313      	orrs	r3, r2
 80037ce:	d039      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80037d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d81c      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80037da:	a201      	add	r2, pc, #4	@ (adr r2, 80037e0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80037dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e0:	0800381d 	.word	0x0800381d
 80037e4:	080037f1 	.word	0x080037f1
 80037e8:	080037ff 	.word	0x080037ff
 80037ec:	0800381d 	.word	0x0800381d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037f0:	4b67      	ldr	r3, [pc, #412]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	4a66      	ldr	r2, [pc, #408]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037fc:	e00f      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003802:	3308      	adds	r3, #8
 8003804:	2102      	movs	r1, #2
 8003806:	4618      	mov	r0, r3
 8003808:	f001 f902 	bl	8004a10 <RCCEx_PLL2_Config>
 800380c:	4603      	mov	r3, r0
 800380e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003812:	e004      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800381a:	e000      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800381c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800381e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10a      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003826:	4b5a      	ldr	r3, [pc, #360]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382a:	f023 0103 	bic.w	r1, r3, #3
 800382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003834:	4a56      	ldr	r2, [pc, #344]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003836:	430b      	orrs	r3, r1
 8003838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800383a:	e003      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003840:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003850:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003854:	2300      	movs	r3, #0
 8003856:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800385a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800385e:	460b      	mov	r3, r1
 8003860:	4313      	orrs	r3, r2
 8003862:	f000 809f 	beq.w	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003866:	4b4b      	ldr	r3, [pc, #300]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a4a      	ldr	r2, [pc, #296]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800386c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003870:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003872:	f7fe f919 	bl	8001aa8 <HAL_GetTick>
 8003876:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800387a:	e00b      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800387c:	f7fe f914 	bl	8001aa8 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b64      	cmp	r3, #100	@ 0x64
 800388a:	d903      	bls.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003892:	e005      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003894:	4b3f      	ldr	r3, [pc, #252]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0ed      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80038a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d179      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80038a8:	4b39      	ldr	r3, [pc, #228]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80038ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038b4:	4053      	eors	r3, r2
 80038b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d015      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038be:	4b34      	ldr	r3, [pc, #208]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038ca:	4b31      	ldr	r3, [pc, #196]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ce:	4a30      	ldr	r2, [pc, #192]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038da:	4a2d      	ldr	r2, [pc, #180]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038e0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80038e2:	4a2b      	ldr	r2, [pc, #172]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038e8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80038ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038f6:	d118      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f8:	f7fe f8d6 	bl	8001aa8 <HAL_GetTick>
 80038fc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003900:	e00d      	b.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003902:	f7fe f8d1 	bl	8001aa8 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800390c:	1ad2      	subs	r2, r2, r3
 800390e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003912:	429a      	cmp	r2, r3
 8003914:	d903      	bls.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800391c:	e005      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800391e:	4b1c      	ldr	r3, [pc, #112]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d0eb      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800392a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800392e:	2b00      	cmp	r3, #0
 8003930:	d129      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003936:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800393a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800393e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003942:	d10e      	bne.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003944:	4b12      	ldr	r3, [pc, #72]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800394c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003950:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003954:	091a      	lsrs	r2, r3, #4
 8003956:	4b10      	ldr	r3, [pc, #64]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003958:	4013      	ands	r3, r2
 800395a:	4a0d      	ldr	r2, [pc, #52]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800395c:	430b      	orrs	r3, r1
 800395e:	6113      	str	r3, [r2, #16]
 8003960:	e005      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003962:	4b0b      	ldr	r3, [pc, #44]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	4a0a      	ldr	r2, [pc, #40]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003968:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800396c:	6113      	str	r3, [r2, #16]
 800396e:	4b08      	ldr	r3, [pc, #32]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003970:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003976:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800397a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800397e:	4a04      	ldr	r2, [pc, #16]	@ (8003990 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003980:	430b      	orrs	r3, r1
 8003982:	6713      	str	r3, [r2, #112]	@ 0x70
 8003984:	e00e      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800398a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800398e:	e009      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003990:	58024400 	.word	0x58024400
 8003994:	58024800 	.word	0x58024800
 8003998:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80039a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ac:	f002 0301 	and.w	r3, r2, #1
 80039b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039b4:	2300      	movs	r3, #0
 80039b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039ba:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039be:	460b      	mov	r3, r1
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f000 8089 	beq.w	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80039c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039cc:	2b28      	cmp	r3, #40	@ 0x28
 80039ce:	d86b      	bhi.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80039d0:	a201      	add	r2, pc, #4	@ (adr r2, 80039d8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80039d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d6:	bf00      	nop
 80039d8:	08003ab1 	.word	0x08003ab1
 80039dc:	08003aa9 	.word	0x08003aa9
 80039e0:	08003aa9 	.word	0x08003aa9
 80039e4:	08003aa9 	.word	0x08003aa9
 80039e8:	08003aa9 	.word	0x08003aa9
 80039ec:	08003aa9 	.word	0x08003aa9
 80039f0:	08003aa9 	.word	0x08003aa9
 80039f4:	08003aa9 	.word	0x08003aa9
 80039f8:	08003a7d 	.word	0x08003a7d
 80039fc:	08003aa9 	.word	0x08003aa9
 8003a00:	08003aa9 	.word	0x08003aa9
 8003a04:	08003aa9 	.word	0x08003aa9
 8003a08:	08003aa9 	.word	0x08003aa9
 8003a0c:	08003aa9 	.word	0x08003aa9
 8003a10:	08003aa9 	.word	0x08003aa9
 8003a14:	08003aa9 	.word	0x08003aa9
 8003a18:	08003a93 	.word	0x08003a93
 8003a1c:	08003aa9 	.word	0x08003aa9
 8003a20:	08003aa9 	.word	0x08003aa9
 8003a24:	08003aa9 	.word	0x08003aa9
 8003a28:	08003aa9 	.word	0x08003aa9
 8003a2c:	08003aa9 	.word	0x08003aa9
 8003a30:	08003aa9 	.word	0x08003aa9
 8003a34:	08003aa9 	.word	0x08003aa9
 8003a38:	08003ab1 	.word	0x08003ab1
 8003a3c:	08003aa9 	.word	0x08003aa9
 8003a40:	08003aa9 	.word	0x08003aa9
 8003a44:	08003aa9 	.word	0x08003aa9
 8003a48:	08003aa9 	.word	0x08003aa9
 8003a4c:	08003aa9 	.word	0x08003aa9
 8003a50:	08003aa9 	.word	0x08003aa9
 8003a54:	08003aa9 	.word	0x08003aa9
 8003a58:	08003ab1 	.word	0x08003ab1
 8003a5c:	08003aa9 	.word	0x08003aa9
 8003a60:	08003aa9 	.word	0x08003aa9
 8003a64:	08003aa9 	.word	0x08003aa9
 8003a68:	08003aa9 	.word	0x08003aa9
 8003a6c:	08003aa9 	.word	0x08003aa9
 8003a70:	08003aa9 	.word	0x08003aa9
 8003a74:	08003aa9 	.word	0x08003aa9
 8003a78:	08003ab1 	.word	0x08003ab1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a80:	3308      	adds	r3, #8
 8003a82:	2101      	movs	r1, #1
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 ffc3 	bl	8004a10 <RCCEx_PLL2_Config>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a90:	e00f      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	3328      	adds	r3, #40	@ 0x28
 8003a98:	2101      	movs	r1, #1
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f001 f86a 	bl	8004b74 <RCCEx_PLL3_Config>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003aa6:	e004      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003aae:	e000      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10a      	bne.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003aba:	4bbf      	ldr	r3, [pc, #764]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003abe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ac8:	4abb      	ldr	r2, [pc, #748]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003aca:	430b      	orrs	r3, r1
 8003acc:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ace:	e003      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae0:	f002 0302 	and.w	r3, r2, #2
 8003ae4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ae8:	2300      	movs	r3, #0
 8003aea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003aee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003af2:	460b      	mov	r3, r1
 8003af4:	4313      	orrs	r3, r2
 8003af6:	d041      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003afe:	2b05      	cmp	r3, #5
 8003b00:	d824      	bhi.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003b02:	a201      	add	r2, pc, #4	@ (adr r2, 8003b08 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b08:	08003b55 	.word	0x08003b55
 8003b0c:	08003b21 	.word	0x08003b21
 8003b10:	08003b37 	.word	0x08003b37
 8003b14:	08003b55 	.word	0x08003b55
 8003b18:	08003b55 	.word	0x08003b55
 8003b1c:	08003b55 	.word	0x08003b55
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b24:	3308      	adds	r3, #8
 8003b26:	2101      	movs	r1, #1
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 ff71 	bl	8004a10 <RCCEx_PLL2_Config>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003b34:	e00f      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3a:	3328      	adds	r3, #40	@ 0x28
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f001 f818 	bl	8004b74 <RCCEx_PLL3_Config>
 8003b44:	4603      	mov	r3, r0
 8003b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003b4a:	e004      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b52:	e000      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10a      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b5e:	4b96      	ldr	r3, [pc, #600]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b62:	f023 0107 	bic.w	r1, r3, #7
 8003b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b6c:	4a92      	ldr	r2, [pc, #584]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b6e:	430b      	orrs	r3, r1
 8003b70:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b72:	e003      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b84:	f002 0304 	and.w	r3, r2, #4
 8003b88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b92:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	d044      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ba4:	2b05      	cmp	r3, #5
 8003ba6:	d825      	bhi.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bae:	bf00      	nop
 8003bb0:	08003bfd 	.word	0x08003bfd
 8003bb4:	08003bc9 	.word	0x08003bc9
 8003bb8:	08003bdf 	.word	0x08003bdf
 8003bbc:	08003bfd 	.word	0x08003bfd
 8003bc0:	08003bfd 	.word	0x08003bfd
 8003bc4:	08003bfd 	.word	0x08003bfd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bcc:	3308      	adds	r3, #8
 8003bce:	2101      	movs	r1, #1
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f000 ff1d 	bl	8004a10 <RCCEx_PLL2_Config>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003bdc:	e00f      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be2:	3328      	adds	r3, #40	@ 0x28
 8003be4:	2101      	movs	r1, #1
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 ffc4 	bl	8004b74 <RCCEx_PLL3_Config>
 8003bec:	4603      	mov	r3, r0
 8003bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003bf2:	e004      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bfa:	e000      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10b      	bne.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c06:	4b6c      	ldr	r3, [pc, #432]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0a:	f023 0107 	bic.w	r1, r3, #7
 8003c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c16:	4a68      	ldr	r2, [pc, #416]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c1c:	e003      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2e:	f002 0320 	and.w	r3, r2, #32
 8003c32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c36:	2300      	movs	r3, #0
 8003c38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003c3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003c40:	460b      	mov	r3, r1
 8003c42:	4313      	orrs	r3, r2
 8003c44:	d055      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c52:	d033      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c58:	d82c      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c5e:	d02f      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003c60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c64:	d826      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c6a:	d02b      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003c6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c70:	d820      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c76:	d012      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003c78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c7c:	d81a      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d022      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003c82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c86:	d115      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	2100      	movs	r1, #0
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 febd 	bl	8004a10 <RCCEx_PLL2_Config>
 8003c96:	4603      	mov	r3, r0
 8003c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c9c:	e015      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca2:	3328      	adds	r3, #40	@ 0x28
 8003ca4:	2102      	movs	r1, #2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 ff64 	bl	8004b74 <RCCEx_PLL3_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003cb2:	e00a      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cba:	e006      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cbc:	bf00      	nop
 8003cbe:	e004      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cc0:	bf00      	nop
 8003cc2:	e002      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cc4:	bf00      	nop
 8003cc6:	e000      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10b      	bne.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cd2:	4b39      	ldr	r3, [pc, #228]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce2:	4a35      	ldr	r2, [pc, #212]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ce8:	e003      	b.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003cfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d02:	2300      	movs	r3, #0
 8003d04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003d08:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	d058      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d1a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003d1e:	d033      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003d20:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003d24:	d82c      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d2a:	d02f      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d30:	d826      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d36:	d02b      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003d38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d3c:	d820      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d42:	d012      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003d44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d48:	d81a      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d022      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d52:	d115      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d58:	3308      	adds	r3, #8
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fe57 	bl	8004a10 <RCCEx_PLL2_Config>
 8003d62:	4603      	mov	r3, r0
 8003d64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d68:	e015      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6e:	3328      	adds	r3, #40	@ 0x28
 8003d70:	2102      	movs	r1, #2
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 fefe 	bl	8004b74 <RCCEx_PLL3_Config>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d7e:	e00a      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d86:	e006      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d88:	bf00      	nop
 8003d8a:	e004      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d8c:	bf00      	nop
 8003d8e:	e002      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d90:	bf00      	nop
 8003d92:	e000      	b.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10e      	bne.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d9e:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dae:	4a02      	ldr	r2, [pc, #8]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003db0:	430b      	orrs	r3, r1
 8003db2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003db4:	e006      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003db6:	bf00      	nop
 8003db8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dcc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003dd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003dda:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003dde:	460b      	mov	r3, r1
 8003de0:	4313      	orrs	r3, r2
 8003de2:	d055      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003dec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003df0:	d033      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003df2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003df6:	d82c      	bhi.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003df8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dfc:	d02f      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003dfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e02:	d826      	bhi.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e04:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003e08:	d02b      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003e0a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003e0e:	d820      	bhi.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e14:	d012      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003e16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e1a:	d81a      	bhi.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d022      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e24:	d115      	bne.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2a:	3308      	adds	r3, #8
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fdee 	bl	8004a10 <RCCEx_PLL2_Config>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003e3a:	e015      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e40:	3328      	adds	r3, #40	@ 0x28
 8003e42:	2102      	movs	r1, #2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f000 fe95 	bl	8004b74 <RCCEx_PLL3_Config>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003e50:	e00a      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e58:	e006      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e5a:	bf00      	nop
 8003e5c:	e004      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e5e:	bf00      	nop
 8003e60:	e002      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e62:	bf00      	nop
 8003e64:	e000      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10b      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e70:	4ba1      	ldr	r3, [pc, #644]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e74:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e80:	4a9d      	ldr	r2, [pc, #628]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e82:	430b      	orrs	r3, r1
 8003e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e86:	e003      	b.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e98:	f002 0308 	and.w	r3, r2, #8
 8003e9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ea6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4313      	orrs	r3, r2
 8003eae:	d01e      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec2:	3328      	adds	r3, #40	@ 0x28
 8003ec4:	2102      	movs	r1, #2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fe54 	bl	8004b74 <RCCEx_PLL3_Config>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003ed8:	4b87      	ldr	r3, [pc, #540]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003edc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ee8:	4a83      	ldr	r2, [pc, #524]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eea:	430b      	orrs	r3, r1
 8003eec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef6:	f002 0310 	and.w	r3, r2, #16
 8003efa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003efe:	2300      	movs	r3, #0
 8003f00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003f04:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	d01e      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1a:	d10c      	bne.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f20:	3328      	adds	r3, #40	@ 0x28
 8003f22:	2102      	movs	r1, #2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 fe25 	bl	8004b74 <RCCEx_PLL3_Config>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f36:	4b70      	ldr	r3, [pc, #448]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f46:	4a6c      	ldr	r2, [pc, #432]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f48:	430b      	orrs	r3, r1
 8003f4a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f54:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f62:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003f66:	460b      	mov	r3, r1
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	d03e      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f78:	d022      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003f7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f7e:	d81b      	bhi.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f88:	d00b      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003f8a:	e015      	b.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f90:	3308      	adds	r3, #8
 8003f92:	2100      	movs	r1, #0
 8003f94:	4618      	mov	r0, r3
 8003f96:	f000 fd3b 	bl	8004a10 <RCCEx_PLL2_Config>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003fa0:	e00f      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	3328      	adds	r3, #40	@ 0x28
 8003fa8:	2102      	movs	r1, #2
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fde2 	bl	8004b74 <RCCEx_PLL3_Config>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003fb6:	e004      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fbe:	e000      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003fc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10b      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fca:	4b4b      	ldr	r3, [pc, #300]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fda:	4a47      	ldr	r2, [pc, #284]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fdc:	430b      	orrs	r3, r1
 8003fde:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fe0:	e003      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003ff6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ffc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004000:	460b      	mov	r3, r1
 8004002:	4313      	orrs	r3, r2
 8004004:	d03b      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004012:	d01f      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004014:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004018:	d818      	bhi.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800401a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800401e:	d003      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004020:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004024:	d007      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004026:	e011      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004028:	4b33      	ldr	r3, [pc, #204]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800402a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402c:	4a32      	ldr	r2, [pc, #200]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800402e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004032:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004034:	e00f      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403a:	3328      	adds	r3, #40	@ 0x28
 800403c:	2101      	movs	r1, #1
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fd98 	bl	8004b74 <RCCEx_PLL3_Config>
 8004044:	4603      	mov	r3, r0
 8004046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800404a:	e004      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004052:	e000      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004054:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004056:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10b      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800405e:	4b26      	ldr	r3, [pc, #152]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004062:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406e:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004070:	430b      	orrs	r3, r1
 8004072:	6553      	str	r3, [r2, #84]	@ 0x54
 8004074:	e003      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004076:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800407a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004086:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800408a:	673b      	str	r3, [r7, #112]	@ 0x70
 800408c:	2300      	movs	r3, #0
 800408e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004090:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004094:	460b      	mov	r3, r1
 8004096:	4313      	orrs	r3, r2
 8004098:	d034      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800409a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80040a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040a8:	d007      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80040aa:	e011      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040ac:	4b12      	ldr	r3, [pc, #72]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b0:	4a11      	ldr	r2, [pc, #68]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80040b8:	e00e      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040be:	3308      	adds	r3, #8
 80040c0:	2102      	movs	r1, #2
 80040c2:	4618      	mov	r0, r3
 80040c4:	f000 fca4 	bl	8004a10 <RCCEx_PLL2_Config>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80040ce:	e003      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10d      	bne.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80040e0:	4b05      	ldr	r3, [pc, #20]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80040e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ee:	4a02      	ldr	r2, [pc, #8]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040f0:	430b      	orrs	r3, r1
 80040f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040f4:	e006      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80040f6:	bf00      	nop
 80040f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004100:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004110:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004112:	2300      	movs	r3, #0
 8004114:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004116:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800411a:	460b      	mov	r3, r1
 800411c:	4313      	orrs	r3, r2
 800411e:	d00c      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004124:	3328      	adds	r3, #40	@ 0x28
 8004126:	2102      	movs	r1, #2
 8004128:	4618      	mov	r0, r3
 800412a:	f000 fd23 	bl	8004b74 <RCCEx_PLL3_Config>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004142:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004146:	663b      	str	r3, [r7, #96]	@ 0x60
 8004148:	2300      	movs	r3, #0
 800414a:	667b      	str	r3, [r7, #100]	@ 0x64
 800414c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004150:	460b      	mov	r3, r1
 8004152:	4313      	orrs	r3, r2
 8004154:	d038      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800415e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004162:	d018      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004164:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004168:	d811      	bhi.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800416a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800416e:	d014      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004170:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004174:	d80b      	bhi.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004176:	2b00      	cmp	r3, #0
 8004178:	d011      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800417a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800417e:	d106      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004180:	4bc3      	ldr	r3, [pc, #780]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004184:	4ac2      	ldr	r2, [pc, #776]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800418a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800418c:	e008      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004194:	e004      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004196:	bf00      	nop
 8004198:	e002      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800419a:	bf00      	nop
 800419c:	e000      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800419e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10b      	bne.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041a8:	4bb9      	ldr	r3, [pc, #740]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041b8:	4ab5      	ldr	r2, [pc, #724]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041ba:	430b      	orrs	r3, r1
 80041bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80041be:	e003      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80041d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80041d6:	2300      	movs	r3, #0
 80041d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80041de:	460b      	mov	r3, r1
 80041e0:	4313      	orrs	r3, r2
 80041e2:	d009      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041e4:	4baa      	ldr	r3, [pc, #680]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80041ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f2:	4aa7      	ldr	r2, [pc, #668]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041f4:	430b      	orrs	r3, r1
 80041f6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004200:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004204:	653b      	str	r3, [r7, #80]	@ 0x50
 8004206:	2300      	movs	r3, #0
 8004208:	657b      	str	r3, [r7, #84]	@ 0x54
 800420a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800420e:	460b      	mov	r3, r1
 8004210:	4313      	orrs	r3, r2
 8004212:	d00a      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004214:	4b9e      	ldr	r3, [pc, #632]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800421c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004220:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004224:	4a9a      	ldr	r2, [pc, #616]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004226:	430b      	orrs	r3, r1
 8004228:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800422a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004232:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004238:	2300      	movs	r3, #0
 800423a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800423c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004240:	460b      	mov	r3, r1
 8004242:	4313      	orrs	r3, r2
 8004244:	d009      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004246:	4b92      	ldr	r3, [pc, #584]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800424a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800424e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004254:	4a8e      	ldr	r2, [pc, #568]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004256:	430b      	orrs	r3, r1
 8004258:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004262:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004266:	643b      	str	r3, [r7, #64]	@ 0x40
 8004268:	2300      	movs	r3, #0
 800426a:	647b      	str	r3, [r7, #68]	@ 0x44
 800426c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004270:	460b      	mov	r3, r1
 8004272:	4313      	orrs	r3, r2
 8004274:	d00e      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004276:	4b86      	ldr	r3, [pc, #536]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	4a85      	ldr	r2, [pc, #532]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800427c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004280:	6113      	str	r3, [r2, #16]
 8004282:	4b83      	ldr	r3, [pc, #524]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004284:	6919      	ldr	r1, [r3, #16]
 8004286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800428e:	4a80      	ldr	r2, [pc, #512]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004290:	430b      	orrs	r3, r1
 8004292:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80042a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042a2:	2300      	movs	r3, #0
 80042a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042a6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80042aa:	460b      	mov	r3, r1
 80042ac:	4313      	orrs	r3, r2
 80042ae:	d009      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80042b0:	4b77      	ldr	r3, [pc, #476]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80042b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042be:	4a74      	ldr	r2, [pc, #464]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042c0:	430b      	orrs	r3, r1
 80042c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80042c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042cc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80042d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80042d2:	2300      	movs	r3, #0
 80042d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042d6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80042da:	460b      	mov	r3, r1
 80042dc:	4313      	orrs	r3, r2
 80042de:	d00a      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80042e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80042e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042f0:	4a67      	ldr	r2, [pc, #412]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042f2:	430b      	orrs	r3, r1
 80042f4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80042f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fe:	2100      	movs	r1, #0
 8004300:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004308:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800430c:	460b      	mov	r3, r1
 800430e:	4313      	orrs	r3, r2
 8004310:	d011      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004316:	3308      	adds	r3, #8
 8004318:	2100      	movs	r1, #0
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fb78 	bl	8004a10 <RCCEx_PLL2_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004326:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800432e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004332:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433e:	2100      	movs	r1, #0
 8004340:	6239      	str	r1, [r7, #32]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24
 8004348:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800434c:	460b      	mov	r3, r1
 800434e:	4313      	orrs	r3, r2
 8004350:	d011      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004356:	3308      	adds	r3, #8
 8004358:	2101      	movs	r1, #1
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fb58 	bl	8004a10 <RCCEx_PLL2_Config>
 8004360:	4603      	mov	r3, r0
 8004362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004366:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004372:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437e:	2100      	movs	r1, #0
 8004380:	61b9      	str	r1, [r7, #24]
 8004382:	f003 0304 	and.w	r3, r3, #4
 8004386:	61fb      	str	r3, [r7, #28]
 8004388:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800438c:	460b      	mov	r3, r1
 800438e:	4313      	orrs	r3, r2
 8004390:	d011      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	3308      	adds	r3, #8
 8004398:	2102      	movs	r1, #2
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fb38 	bl	8004a10 <RCCEx_PLL2_Config>
 80043a0:	4603      	mov	r3, r0
 80043a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80043a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043be:	2100      	movs	r1, #0
 80043c0:	6139      	str	r1, [r7, #16]
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	617b      	str	r3, [r7, #20]
 80043c8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80043cc:	460b      	mov	r3, r1
 80043ce:	4313      	orrs	r3, r2
 80043d0:	d011      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d6:	3328      	adds	r3, #40	@ 0x28
 80043d8:	2100      	movs	r1, #0
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fbca 	bl	8004b74 <RCCEx_PLL3_Config>
 80043e0:	4603      	mov	r3, r0
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80043e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fe:	2100      	movs	r1, #0
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	60fb      	str	r3, [r7, #12]
 8004408:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800440c:	460b      	mov	r3, r1
 800440e:	4313      	orrs	r3, r2
 8004410:	d011      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	3328      	adds	r3, #40	@ 0x28
 8004418:	2101      	movs	r1, #1
 800441a:	4618      	mov	r0, r3
 800441c:	f000 fbaa 	bl	8004b74 <RCCEx_PLL3_Config>
 8004420:	4603      	mov	r3, r0
 8004422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004432:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443e:	2100      	movs	r1, #0
 8004440:	6039      	str	r1, [r7, #0]
 8004442:	f003 0320 	and.w	r3, r3, #32
 8004446:	607b      	str	r3, [r7, #4]
 8004448:	e9d7 1200 	ldrd	r1, r2, [r7]
 800444c:	460b      	mov	r3, r1
 800444e:	4313      	orrs	r3, r2
 8004450:	d011      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004456:	3328      	adds	r3, #40	@ 0x28
 8004458:	2102      	movs	r1, #2
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fb8a 	bl	8004b74 <RCCEx_PLL3_Config>
 8004460:	4603      	mov	r3, r0
 8004462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800446e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004476:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800447e:	2300      	movs	r3, #0
 8004480:	e000      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
}
 8004484:	4618      	mov	r0, r3
 8004486:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800448a:	46bd      	mov	sp, r7
 800448c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004490:	58024400 	.word	0x58024400

08004494 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004498:	f7fe fd96 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 800449c:	4602      	mov	r2, r0
 800449e:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	091b      	lsrs	r3, r3, #4
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	4904      	ldr	r1, [pc, #16]	@ (80044bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80044aa:	5ccb      	ldrb	r3, [r1, r3]
 80044ac:	f003 031f 	and.w	r3, r3, #31
 80044b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	58024400 	.word	0x58024400
 80044bc:	0800a3b4 	.word	0x0800a3b4

080044c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b089      	sub	sp, #36	@ 0x24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80044c8:	4ba1      	ldr	r3, [pc, #644]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044cc:	f003 0303 	and.w	r3, r3, #3
 80044d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80044d2:	4b9f      	ldr	r3, [pc, #636]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d6:	0b1b      	lsrs	r3, r3, #12
 80044d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80044de:	4b9c      	ldr	r3, [pc, #624]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e2:	091b      	lsrs	r3, r3, #4
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80044ea:	4b99      	ldr	r3, [pc, #612]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ee:	08db      	lsrs	r3, r3, #3
 80044f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	fb02 f303 	mul.w	r3, r2, r3
 80044fa:	ee07 3a90 	vmov	s15, r3
 80044fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004502:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 8111 	beq.w	8004730 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	2b02      	cmp	r3, #2
 8004512:	f000 8083 	beq.w	800461c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	2b02      	cmp	r3, #2
 800451a:	f200 80a1 	bhi.w	8004660 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	2b01      	cmp	r3, #1
 8004528:	d056      	beq.n	80045d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800452a:	e099      	b.n	8004660 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800452c:	4b88      	ldr	r3, [pc, #544]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b00      	cmp	r3, #0
 8004536:	d02d      	beq.n	8004594 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004538:	4b85      	ldr	r3, [pc, #532]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	08db      	lsrs	r3, r3, #3
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	4a84      	ldr	r2, [pc, #528]	@ (8004754 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004544:	fa22 f303 	lsr.w	r3, r2, r3
 8004548:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	ee07 3a90 	vmov	s15, r3
 8004550:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	ee07 3a90 	vmov	s15, r3
 800455a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004562:	4b7b      	ldr	r3, [pc, #492]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800456a:	ee07 3a90 	vmov	s15, r3
 800456e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004572:	ed97 6a03 	vldr	s12, [r7, #12]
 8004576:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004758 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800457a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800457e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800458a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800458e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004592:	e087      	b.n	80046a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	ee07 3a90 	vmov	s15, r3
 800459a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800459e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800475c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80045a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045a6:	4b6a      	ldr	r3, [pc, #424]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ae:	ee07 3a90 	vmov	s15, r3
 80045b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80045ba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004758 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045d6:	e065      	b.n	80046a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	ee07 3a90 	vmov	s15, r3
 80045de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045e2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80045e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ea:	4b59      	ldr	r3, [pc, #356]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f2:	ee07 3a90 	vmov	s15, r3
 80045f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80045fe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004758 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800460a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800460e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004616:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800461a:	e043      	b.n	80046a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	ee07 3a90 	vmov	s15, r3
 8004622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004626:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004764 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800462a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800462e:	4b48      	ldr	r3, [pc, #288]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004636:	ee07 3a90 	vmov	s15, r3
 800463a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800463e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004642:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004758 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800464a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800464e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800465e:	e021      	b.n	80046a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800466a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800466e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004672:	4b37      	ldr	r3, [pc, #220]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800467a:	ee07 3a90 	vmov	s15, r3
 800467e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004682:	ed97 6a03 	vldr	s12, [r7, #12]
 8004686:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004758 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800468a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800468e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800469a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800469e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046a2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80046a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	0a5b      	lsrs	r3, r3, #9
 80046aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ae:	ee07 3a90 	vmov	s15, r3
 80046b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046be:	edd7 6a07 	vldr	s13, [r7, #28]
 80046c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046ca:	ee17 2a90 	vmov	r2, s15
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80046d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d6:	0c1b      	lsrs	r3, r3, #16
 80046d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046dc:	ee07 3a90 	vmov	s15, r3
 80046e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80046f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046f8:	ee17 2a90 	vmov	r2, s15
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004700:	4b13      	ldr	r3, [pc, #76]	@ (8004750 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004704:	0e1b      	lsrs	r3, r3, #24
 8004706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800470a:	ee07 3a90 	vmov	s15, r3
 800470e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004712:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004716:	ee37 7a87 	vadd.f32	s14, s15, s14
 800471a:	edd7 6a07 	vldr	s13, [r7, #28]
 800471e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004722:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004726:	ee17 2a90 	vmov	r2, s15
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800472e:	e008      	b.n	8004742 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	609a      	str	r2, [r3, #8]
}
 8004742:	bf00      	nop
 8004744:	3724      	adds	r7, #36	@ 0x24
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	58024400 	.word	0x58024400
 8004754:	03d09000 	.word	0x03d09000
 8004758:	46000000 	.word	0x46000000
 800475c:	4c742400 	.word	0x4c742400
 8004760:	4a742400 	.word	0x4a742400
 8004764:	4bbebc20 	.word	0x4bbebc20

08004768 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004768:	b480      	push	{r7}
 800476a:	b089      	sub	sp, #36	@ 0x24
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004770:	4ba1      	ldr	r3, [pc, #644]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004774:	f003 0303 	and.w	r3, r3, #3
 8004778:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800477a:	4b9f      	ldr	r3, [pc, #636]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800477c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477e:	0d1b      	lsrs	r3, r3, #20
 8004780:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004784:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004786:	4b9c      	ldr	r3, [pc, #624]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478a:	0a1b      	lsrs	r3, r3, #8
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004792:	4b99      	ldr	r3, [pc, #612]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004796:	08db      	lsrs	r3, r3, #3
 8004798:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	fb02 f303 	mul.w	r3, r2, r3
 80047a2:	ee07 3a90 	vmov	s15, r3
 80047a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 8111 	beq.w	80049d8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	f000 8083 	beq.w	80048c4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	f200 80a1 	bhi.w	8004908 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d056      	beq.n	8004880 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80047d2:	e099      	b.n	8004908 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047d4:	4b88      	ldr	r3, [pc, #544]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0320 	and.w	r3, r3, #32
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d02d      	beq.n	800483c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047e0:	4b85      	ldr	r3, [pc, #532]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	08db      	lsrs	r3, r3, #3
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	4a84      	ldr	r2, [pc, #528]	@ (80049fc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
 80047f0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	ee07 3a90 	vmov	s15, r3
 80047f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	ee07 3a90 	vmov	s15, r3
 8004802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800480a:	4b7b      	ldr	r3, [pc, #492]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004812:	ee07 3a90 	vmov	s15, r3
 8004816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800481a:	ed97 6a03 	vldr	s12, [r7, #12]
 800481e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800482a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800482e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004836:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800483a:	e087      	b.n	800494c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004846:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004a04 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800484a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800484e:	4b6a      	ldr	r3, [pc, #424]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004856:	ee07 3a90 	vmov	s15, r3
 800485a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800485e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004862:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004a00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800486a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800486e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800487e:	e065      	b.n	800494c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	ee07 3a90 	vmov	s15, r3
 8004886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004a08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800488e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004892:	4b59      	ldr	r3, [pc, #356]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489a:	ee07 3a90 	vmov	s15, r3
 800489e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80048a6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004a00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048c2:	e043      	b.n	800494c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	ee07 3a90 	vmov	s15, r3
 80048ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004a0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80048d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048d6:	4b48      	ldr	r3, [pc, #288]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048de:	ee07 3a90 	vmov	s15, r3
 80048e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80048ea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004a00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004902:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004906:	e021      	b.n	800494c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004912:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800491a:	4b37      	ldr	r3, [pc, #220]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004922:	ee07 3a90 	vmov	s15, r3
 8004926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800492a:	ed97 6a03 	vldr	s12, [r7, #12]
 800492e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004a00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800493a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800493e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004946:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800494a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800494c:	4b2a      	ldr	r3, [pc, #168]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800494e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004950:	0a5b      	lsrs	r3, r3, #9
 8004952:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004956:	ee07 3a90 	vmov	s15, r3
 800495a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800495e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004962:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004966:	edd7 6a07 	vldr	s13, [r7, #28]
 800496a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800496e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004972:	ee17 2a90 	vmov	r2, s15
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800497a:	4b1f      	ldr	r3, [pc, #124]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497e:	0c1b      	lsrs	r3, r3, #16
 8004980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004984:	ee07 3a90 	vmov	s15, r3
 8004988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800498c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004990:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004994:	edd7 6a07 	vldr	s13, [r7, #28]
 8004998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800499c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a0:	ee17 2a90 	vmov	r2, s15
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80049a8:	4b13      	ldr	r3, [pc, #76]	@ (80049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ac:	0e1b      	lsrs	r3, r3, #24
 80049ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80049c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049ce:	ee17 2a90 	vmov	r2, s15
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80049d6:	e008      	b.n	80049ea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	609a      	str	r2, [r3, #8]
}
 80049ea:	bf00      	nop
 80049ec:	3724      	adds	r7, #36	@ 0x24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	58024400 	.word	0x58024400
 80049fc:	03d09000 	.word	0x03d09000
 8004a00:	46000000 	.word	0x46000000
 8004a04:	4c742400 	.word	0x4c742400
 8004a08:	4a742400 	.word	0x4a742400
 8004a0c:	4bbebc20 	.word	0x4bbebc20

08004a10 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a1e:	4b53      	ldr	r3, [pc, #332]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d101      	bne.n	8004a2e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e099      	b.n	8004b62 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004a2e:	4b4f      	ldr	r3, [pc, #316]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a4e      	ldr	r2, [pc, #312]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004a34:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a3a:	f7fd f835 	bl	8001aa8 <HAL_GetTick>
 8004a3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a40:	e008      	b.n	8004a54 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004a42:	f7fd f831 	bl	8001aa8 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d901      	bls.n	8004a54 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e086      	b.n	8004b62 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a54:	4b45      	ldr	r3, [pc, #276]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1f0      	bne.n	8004a42 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004a60:	4b42      	ldr	r3, [pc, #264]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a64:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	031b      	lsls	r3, r3, #12
 8004a6e:	493f      	ldr	r1, [pc, #252]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	025b      	lsls	r3, r3, #9
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	041b      	lsls	r3, r3, #16
 8004a92:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	061b      	lsls	r3, r3, #24
 8004aa0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004aa4:	4931      	ldr	r1, [pc, #196]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004aaa:	4b30      	ldr	r3, [pc, #192]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	492d      	ldr	r1, [pc, #180]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004abc:	4b2b      	ldr	r3, [pc, #172]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	f023 0220 	bic.w	r2, r3, #32
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	4928      	ldr	r1, [pc, #160]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004ace:	4b27      	ldr	r3, [pc, #156]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad2:	4a26      	ldr	r2, [pc, #152]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004ad4:	f023 0310 	bic.w	r3, r3, #16
 8004ad8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004ada:	4b24      	ldr	r3, [pc, #144]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004adc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ade:	4b24      	ldr	r3, [pc, #144]	@ (8004b70 <RCCEx_PLL2_Config+0x160>)
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	69d2      	ldr	r2, [r2, #28]
 8004ae6:	00d2      	lsls	r2, r2, #3
 8004ae8:	4920      	ldr	r1, [pc, #128]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004aee:	4b1f      	ldr	r3, [pc, #124]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004af4:	f043 0310 	orr.w	r3, r3, #16
 8004af8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d106      	bne.n	8004b0e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004b00:	4b1a      	ldr	r3, [pc, #104]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b04:	4a19      	ldr	r2, [pc, #100]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004b0c:	e00f      	b.n	8004b2e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d106      	bne.n	8004b22 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004b14:	4b15      	ldr	r3, [pc, #84]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b18:	4a14      	ldr	r2, [pc, #80]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004b20:	e005      	b.n	8004b2e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004b22:	4b12      	ldr	r3, [pc, #72]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b26:	4a11      	ldr	r2, [pc, #68]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a0e      	ldr	r2, [pc, #56]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b34:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b3a:	f7fc ffb5 	bl	8001aa8 <HAL_GetTick>
 8004b3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b40:	e008      	b.n	8004b54 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b42:	f7fc ffb1 	bl	8001aa8 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e006      	b.n	8004b62 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b54:	4b05      	ldr	r3, [pc, #20]	@ (8004b6c <RCCEx_PLL2_Config+0x15c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f0      	beq.n	8004b42 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	58024400 	.word	0x58024400
 8004b70:	ffff0007 	.word	0xffff0007

08004b74 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b82:	4b53      	ldr	r3, [pc, #332]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b86:	f003 0303 	and.w	r3, r3, #3
 8004b8a:	2b03      	cmp	r3, #3
 8004b8c:	d101      	bne.n	8004b92 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e099      	b.n	8004cc6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004b92:	4b4f      	ldr	r3, [pc, #316]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a4e      	ldr	r2, [pc, #312]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004b98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b9e:	f7fc ff83 	bl	8001aa8 <HAL_GetTick>
 8004ba2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ba4:	e008      	b.n	8004bb8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004ba6:	f7fc ff7f 	bl	8001aa8 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e086      	b.n	8004cc6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004bb8:	4b45      	ldr	r3, [pc, #276]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1f0      	bne.n	8004ba6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004bc4:	4b42      	ldr	r3, [pc, #264]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	051b      	lsls	r3, r3, #20
 8004bd2:	493f      	ldr	r1, [pc, #252]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	628b      	str	r3, [r1, #40]	@ 0x28
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	025b      	lsls	r3, r3, #9
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	431a      	orrs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	041b      	lsls	r3, r3, #16
 8004bf6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	061b      	lsls	r3, r3, #24
 8004c04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c08:	4931      	ldr	r1, [pc, #196]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004c0e:	4b30      	ldr	r3, [pc, #192]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c12:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	492d      	ldr	r1, [pc, #180]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004c20:	4b2b      	ldr	r3, [pc, #172]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c24:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	4928      	ldr	r1, [pc, #160]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004c32:	4b27      	ldr	r3, [pc, #156]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c36:	4a26      	ldr	r2, [pc, #152]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004c3e:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c42:	4b24      	ldr	r3, [pc, #144]	@ (8004cd4 <RCCEx_PLL3_Config+0x160>)
 8004c44:	4013      	ands	r3, r2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	69d2      	ldr	r2, [r2, #28]
 8004c4a:	00d2      	lsls	r2, r2, #3
 8004c4c:	4920      	ldr	r1, [pc, #128]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004c52:	4b1f      	ldr	r3, [pc, #124]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c56:	4a1e      	ldr	r2, [pc, #120]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d106      	bne.n	8004c72 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004c64:	4b1a      	ldr	r3, [pc, #104]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c68:	4a19      	ldr	r2, [pc, #100]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c6a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c70:	e00f      	b.n	8004c92 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d106      	bne.n	8004c86 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004c78:	4b15      	ldr	r3, [pc, #84]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7c:	4a14      	ldr	r2, [pc, #80]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c7e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c84:	e005      	b.n	8004c92 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004c86:	4b12      	ldr	r3, [pc, #72]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	4a11      	ldr	r2, [pc, #68]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c8c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c90:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004c92:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a0e      	ldr	r2, [pc, #56]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c9e:	f7fc ff03 	bl	8001aa8 <HAL_GetTick>
 8004ca2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004ca4:	e008      	b.n	8004cb8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004ca6:	f7fc feff 	bl	8001aa8 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e006      	b.n	8004cc6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004cb8:	4b05      	ldr	r3, [pc, #20]	@ (8004cd0 <RCCEx_PLL3_Config+0x15c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0f0      	beq.n	8004ca6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	58024400 	.word	0x58024400
 8004cd4:	ffff0007 	.word	0xffff0007

08004cd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e042      	b.n	8004d70 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d106      	bne.n	8004d02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7fc fc73 	bl	80015e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2224      	movs	r2, #36	@ 0x24
 8004d06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f022 0201 	bic.w	r2, r2, #1
 8004d18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fee6 	bl	8005af4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f97b 	bl	8005024 <UART_SetConfig>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e01b      	b.n	8004d70 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 0201 	orr.w	r2, r2, #1
 8004d66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 ff65 	bl	8005c38 <UART_CheckIdleState>
 8004d6e:	4603      	mov	r3, r0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08a      	sub	sp, #40	@ 0x28
 8004d7c:	af02      	add	r7, sp, #8
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	603b      	str	r3, [r7, #0]
 8004d84:	4613      	mov	r3, r2
 8004d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d8e:	2b20      	cmp	r3, #32
 8004d90:	d17b      	bne.n	8004e8a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d002      	beq.n	8004d9e <HAL_UART_Transmit+0x26>
 8004d98:	88fb      	ldrh	r3, [r7, #6]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e074      	b.n	8004e8c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2221      	movs	r2, #33	@ 0x21
 8004dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004db2:	f7fc fe79 	bl	8001aa8 <HAL_GetTick>
 8004db6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	88fa      	ldrh	r2, [r7, #6]
 8004dbc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	88fa      	ldrh	r2, [r7, #6]
 8004dc4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd0:	d108      	bne.n	8004de4 <HAL_UART_Transmit+0x6c>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d104      	bne.n	8004de4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	61bb      	str	r3, [r7, #24]
 8004de2:	e003      	b.n	8004dec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004de8:	2300      	movs	r3, #0
 8004dea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dec:	e030      	b.n	8004e50 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	2200      	movs	r2, #0
 8004df6:	2180      	movs	r1, #128	@ 0x80
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f000 ffc7 	bl	8005d8c <UART_WaitOnFlagUntilTimeout>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e03d      	b.n	8004e8c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10b      	bne.n	8004e2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e24:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	3302      	adds	r3, #2
 8004e2a:	61bb      	str	r3, [r7, #24]
 8004e2c:	e007      	b.n	8004e3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	781a      	ldrb	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1c8      	bne.n	8004dee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	2200      	movs	r2, #0
 8004e64:	2140      	movs	r1, #64	@ 0x40
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f000 ff90 	bl	8005d8c <UART_WaitOnFlagUntilTimeout>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d005      	beq.n	8004e7e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2220      	movs	r2, #32
 8004e76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e006      	b.n	8004e8c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	e000      	b.n	8004e8c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004e8a:	2302      	movs	r3, #2
  }
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3720      	adds	r7, #32
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b08a      	sub	sp, #40	@ 0x28
 8004e98:	af02      	add	r7, sp, #8
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	603b      	str	r3, [r7, #0]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eaa:	2b20      	cmp	r3, #32
 8004eac:	f040 80b5 	bne.w	800501a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_UART_Receive+0x28>
 8004eb6:	88fb      	ldrh	r3, [r7, #6]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e0ad      	b.n	800501c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2222      	movs	r2, #34	@ 0x22
 8004ecc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ed6:	f7fc fde7 	bl	8001aa8 <HAL_GetTick>
 8004eda:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	88fa      	ldrh	r2, [r7, #6]
 8004ee0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	88fa      	ldrh	r2, [r7, #6]
 8004ee8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ef4:	d10e      	bne.n	8004f14 <HAL_UART_Receive+0x80>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d105      	bne.n	8004f0a <HAL_UART_Receive+0x76>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004f04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f08:	e02d      	b.n	8004f66 <HAL_UART_Receive+0xd2>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	22ff      	movs	r2, #255	@ 0xff
 8004f0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f12:	e028      	b.n	8004f66 <HAL_UART_Receive+0xd2>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10d      	bne.n	8004f38 <HAL_UART_Receive+0xa4>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d104      	bne.n	8004f2e <HAL_UART_Receive+0x9a>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	22ff      	movs	r2, #255	@ 0xff
 8004f28:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f2c:	e01b      	b.n	8004f66 <HAL_UART_Receive+0xd2>
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	227f      	movs	r2, #127	@ 0x7f
 8004f32:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f36:	e016      	b.n	8004f66 <HAL_UART_Receive+0xd2>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f40:	d10d      	bne.n	8004f5e <HAL_UART_Receive+0xca>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d104      	bne.n	8004f54 <HAL_UART_Receive+0xc0>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	227f      	movs	r2, #127	@ 0x7f
 8004f4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f52:	e008      	b.n	8004f66 <HAL_UART_Receive+0xd2>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	223f      	movs	r2, #63	@ 0x3f
 8004f58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f5c:	e003      	b.n	8004f66 <HAL_UART_Receive+0xd2>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004f6c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f76:	d108      	bne.n	8004f8a <HAL_UART_Receive+0xf6>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d104      	bne.n	8004f8a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004f80:	2300      	movs	r3, #0
 8004f82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	61bb      	str	r3, [r7, #24]
 8004f88:	e003      	b.n	8004f92 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004f92:	e036      	b.n	8005002 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	9300      	str	r3, [sp, #0]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	2120      	movs	r1, #32
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	f000 fef4 	bl	8005d8c <UART_WaitOnFlagUntilTimeout>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d005      	beq.n	8004fb6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2220      	movs	r2, #32
 8004fae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e032      	b.n	800501c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10c      	bne.n	8004fd6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	8a7b      	ldrh	r3, [r7, #18]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	3302      	adds	r3, #2
 8004fd2:	61bb      	str	r3, [r7, #24]
 8004fd4:	e00c      	b.n	8004ff0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fdc:	b2da      	uxtb	r2, r3
 8004fde:	8a7b      	ldrh	r3, [r7, #18]
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	3301      	adds	r3, #1
 8004fee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005008:	b29b      	uxth	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1c2      	bne.n	8004f94 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2220      	movs	r2, #32
 8005012:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005016:	2300      	movs	r3, #0
 8005018:	e000      	b.n	800501c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800501a:	2302      	movs	r3, #2
  }
}
 800501c:	4618      	mov	r0, r3
 800501e:	3720      	adds	r7, #32
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005028:	b092      	sub	sp, #72	@ 0x48
 800502a:	af00      	add	r7, sp, #0
 800502c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	431a      	orrs	r2, r3
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	431a      	orrs	r2, r3
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	4313      	orrs	r3, r2
 800504a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	4bbe      	ldr	r3, [pc, #760]	@ (800534c <UART_SetConfig+0x328>)
 8005054:	4013      	ands	r3, r2
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	6812      	ldr	r2, [r2, #0]
 800505a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800505c:	430b      	orrs	r3, r1
 800505e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4ab3      	ldr	r2, [pc, #716]	@ (8005350 <UART_SetConfig+0x32c>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d004      	beq.n	8005090 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800508c:	4313      	orrs	r3, r2
 800508e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	689a      	ldr	r2, [r3, #8]
 8005096:	4baf      	ldr	r3, [pc, #700]	@ (8005354 <UART_SetConfig+0x330>)
 8005098:	4013      	ands	r3, r2
 800509a:	697a      	ldr	r2, [r7, #20]
 800509c:	6812      	ldr	r2, [r2, #0]
 800509e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050a0:	430b      	orrs	r3, r1
 80050a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050aa:	f023 010f 	bic.w	r1, r3, #15
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4aa6      	ldr	r2, [pc, #664]	@ (8005358 <UART_SetConfig+0x334>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d177      	bne.n	80051b4 <UART_SetConfig+0x190>
 80050c4:	4ba5      	ldr	r3, [pc, #660]	@ (800535c <UART_SetConfig+0x338>)
 80050c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050cc:	2b28      	cmp	r3, #40	@ 0x28
 80050ce:	d86d      	bhi.n	80051ac <UART_SetConfig+0x188>
 80050d0:	a201      	add	r2, pc, #4	@ (adr r2, 80050d8 <UART_SetConfig+0xb4>)
 80050d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d6:	bf00      	nop
 80050d8:	0800517d 	.word	0x0800517d
 80050dc:	080051ad 	.word	0x080051ad
 80050e0:	080051ad 	.word	0x080051ad
 80050e4:	080051ad 	.word	0x080051ad
 80050e8:	080051ad 	.word	0x080051ad
 80050ec:	080051ad 	.word	0x080051ad
 80050f0:	080051ad 	.word	0x080051ad
 80050f4:	080051ad 	.word	0x080051ad
 80050f8:	08005185 	.word	0x08005185
 80050fc:	080051ad 	.word	0x080051ad
 8005100:	080051ad 	.word	0x080051ad
 8005104:	080051ad 	.word	0x080051ad
 8005108:	080051ad 	.word	0x080051ad
 800510c:	080051ad 	.word	0x080051ad
 8005110:	080051ad 	.word	0x080051ad
 8005114:	080051ad 	.word	0x080051ad
 8005118:	0800518d 	.word	0x0800518d
 800511c:	080051ad 	.word	0x080051ad
 8005120:	080051ad 	.word	0x080051ad
 8005124:	080051ad 	.word	0x080051ad
 8005128:	080051ad 	.word	0x080051ad
 800512c:	080051ad 	.word	0x080051ad
 8005130:	080051ad 	.word	0x080051ad
 8005134:	080051ad 	.word	0x080051ad
 8005138:	08005195 	.word	0x08005195
 800513c:	080051ad 	.word	0x080051ad
 8005140:	080051ad 	.word	0x080051ad
 8005144:	080051ad 	.word	0x080051ad
 8005148:	080051ad 	.word	0x080051ad
 800514c:	080051ad 	.word	0x080051ad
 8005150:	080051ad 	.word	0x080051ad
 8005154:	080051ad 	.word	0x080051ad
 8005158:	0800519d 	.word	0x0800519d
 800515c:	080051ad 	.word	0x080051ad
 8005160:	080051ad 	.word	0x080051ad
 8005164:	080051ad 	.word	0x080051ad
 8005168:	080051ad 	.word	0x080051ad
 800516c:	080051ad 	.word	0x080051ad
 8005170:	080051ad 	.word	0x080051ad
 8005174:	080051ad 	.word	0x080051ad
 8005178:	080051a5 	.word	0x080051a5
 800517c:	2301      	movs	r3, #1
 800517e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005182:	e222      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005184:	2304      	movs	r3, #4
 8005186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800518a:	e21e      	b.n	80055ca <UART_SetConfig+0x5a6>
 800518c:	2308      	movs	r3, #8
 800518e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005192:	e21a      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005194:	2310      	movs	r3, #16
 8005196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800519a:	e216      	b.n	80055ca <UART_SetConfig+0x5a6>
 800519c:	2320      	movs	r3, #32
 800519e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051a2:	e212      	b.n	80055ca <UART_SetConfig+0x5a6>
 80051a4:	2340      	movs	r3, #64	@ 0x40
 80051a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051aa:	e20e      	b.n	80055ca <UART_SetConfig+0x5a6>
 80051ac:	2380      	movs	r3, #128	@ 0x80
 80051ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051b2:	e20a      	b.n	80055ca <UART_SetConfig+0x5a6>
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a69      	ldr	r2, [pc, #420]	@ (8005360 <UART_SetConfig+0x33c>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d130      	bne.n	8005220 <UART_SetConfig+0x1fc>
 80051be:	4b67      	ldr	r3, [pc, #412]	@ (800535c <UART_SetConfig+0x338>)
 80051c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c2:	f003 0307 	and.w	r3, r3, #7
 80051c6:	2b05      	cmp	r3, #5
 80051c8:	d826      	bhi.n	8005218 <UART_SetConfig+0x1f4>
 80051ca:	a201      	add	r2, pc, #4	@ (adr r2, 80051d0 <UART_SetConfig+0x1ac>)
 80051cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d0:	080051e9 	.word	0x080051e9
 80051d4:	080051f1 	.word	0x080051f1
 80051d8:	080051f9 	.word	0x080051f9
 80051dc:	08005201 	.word	0x08005201
 80051e0:	08005209 	.word	0x08005209
 80051e4:	08005211 	.word	0x08005211
 80051e8:	2300      	movs	r3, #0
 80051ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ee:	e1ec      	b.n	80055ca <UART_SetConfig+0x5a6>
 80051f0:	2304      	movs	r3, #4
 80051f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051f6:	e1e8      	b.n	80055ca <UART_SetConfig+0x5a6>
 80051f8:	2308      	movs	r3, #8
 80051fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051fe:	e1e4      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005200:	2310      	movs	r3, #16
 8005202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005206:	e1e0      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005208:	2320      	movs	r3, #32
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520e:	e1dc      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005210:	2340      	movs	r3, #64	@ 0x40
 8005212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005216:	e1d8      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005218:	2380      	movs	r3, #128	@ 0x80
 800521a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800521e:	e1d4      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a4f      	ldr	r2, [pc, #316]	@ (8005364 <UART_SetConfig+0x340>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d130      	bne.n	800528c <UART_SetConfig+0x268>
 800522a:	4b4c      	ldr	r3, [pc, #304]	@ (800535c <UART_SetConfig+0x338>)
 800522c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800522e:	f003 0307 	and.w	r3, r3, #7
 8005232:	2b05      	cmp	r3, #5
 8005234:	d826      	bhi.n	8005284 <UART_SetConfig+0x260>
 8005236:	a201      	add	r2, pc, #4	@ (adr r2, 800523c <UART_SetConfig+0x218>)
 8005238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523c:	08005255 	.word	0x08005255
 8005240:	0800525d 	.word	0x0800525d
 8005244:	08005265 	.word	0x08005265
 8005248:	0800526d 	.word	0x0800526d
 800524c:	08005275 	.word	0x08005275
 8005250:	0800527d 	.word	0x0800527d
 8005254:	2300      	movs	r3, #0
 8005256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800525a:	e1b6      	b.n	80055ca <UART_SetConfig+0x5a6>
 800525c:	2304      	movs	r3, #4
 800525e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005262:	e1b2      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005264:	2308      	movs	r3, #8
 8005266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526a:	e1ae      	b.n	80055ca <UART_SetConfig+0x5a6>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005272:	e1aa      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005274:	2320      	movs	r3, #32
 8005276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527a:	e1a6      	b.n	80055ca <UART_SetConfig+0x5a6>
 800527c:	2340      	movs	r3, #64	@ 0x40
 800527e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005282:	e1a2      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005284:	2380      	movs	r3, #128	@ 0x80
 8005286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800528a:	e19e      	b.n	80055ca <UART_SetConfig+0x5a6>
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a35      	ldr	r2, [pc, #212]	@ (8005368 <UART_SetConfig+0x344>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d130      	bne.n	80052f8 <UART_SetConfig+0x2d4>
 8005296:	4b31      	ldr	r3, [pc, #196]	@ (800535c <UART_SetConfig+0x338>)
 8005298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	2b05      	cmp	r3, #5
 80052a0:	d826      	bhi.n	80052f0 <UART_SetConfig+0x2cc>
 80052a2:	a201      	add	r2, pc, #4	@ (adr r2, 80052a8 <UART_SetConfig+0x284>)
 80052a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a8:	080052c1 	.word	0x080052c1
 80052ac:	080052c9 	.word	0x080052c9
 80052b0:	080052d1 	.word	0x080052d1
 80052b4:	080052d9 	.word	0x080052d9
 80052b8:	080052e1 	.word	0x080052e1
 80052bc:	080052e9 	.word	0x080052e9
 80052c0:	2300      	movs	r3, #0
 80052c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052c6:	e180      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052c8:	2304      	movs	r3, #4
 80052ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ce:	e17c      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052d0:	2308      	movs	r3, #8
 80052d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052d6:	e178      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052d8:	2310      	movs	r3, #16
 80052da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052de:	e174      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052e0:	2320      	movs	r3, #32
 80052e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052e6:	e170      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052e8:	2340      	movs	r3, #64	@ 0x40
 80052ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ee:	e16c      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052f0:	2380      	movs	r3, #128	@ 0x80
 80052f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052f6:	e168      	b.n	80055ca <UART_SetConfig+0x5a6>
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a1b      	ldr	r2, [pc, #108]	@ (800536c <UART_SetConfig+0x348>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d142      	bne.n	8005388 <UART_SetConfig+0x364>
 8005302:	4b16      	ldr	r3, [pc, #88]	@ (800535c <UART_SetConfig+0x338>)
 8005304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005306:	f003 0307 	and.w	r3, r3, #7
 800530a:	2b05      	cmp	r3, #5
 800530c:	d838      	bhi.n	8005380 <UART_SetConfig+0x35c>
 800530e:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <UART_SetConfig+0x2f0>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	0800532d 	.word	0x0800532d
 8005318:	08005335 	.word	0x08005335
 800531c:	0800533d 	.word	0x0800533d
 8005320:	08005345 	.word	0x08005345
 8005324:	08005371 	.word	0x08005371
 8005328:	08005379 	.word	0x08005379
 800532c:	2300      	movs	r3, #0
 800532e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005332:	e14a      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005334:	2304      	movs	r3, #4
 8005336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800533a:	e146      	b.n	80055ca <UART_SetConfig+0x5a6>
 800533c:	2308      	movs	r3, #8
 800533e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005342:	e142      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005344:	2310      	movs	r3, #16
 8005346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800534a:	e13e      	b.n	80055ca <UART_SetConfig+0x5a6>
 800534c:	cfff69f3 	.word	0xcfff69f3
 8005350:	58000c00 	.word	0x58000c00
 8005354:	11fff4ff 	.word	0x11fff4ff
 8005358:	40011000 	.word	0x40011000
 800535c:	58024400 	.word	0x58024400
 8005360:	40004400 	.word	0x40004400
 8005364:	40004800 	.word	0x40004800
 8005368:	40004c00 	.word	0x40004c00
 800536c:	40005000 	.word	0x40005000
 8005370:	2320      	movs	r3, #32
 8005372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005376:	e128      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005378:	2340      	movs	r3, #64	@ 0x40
 800537a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800537e:	e124      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005380:	2380      	movs	r3, #128	@ 0x80
 8005382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005386:	e120      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4acb      	ldr	r2, [pc, #812]	@ (80056bc <UART_SetConfig+0x698>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d176      	bne.n	8005480 <UART_SetConfig+0x45c>
 8005392:	4bcb      	ldr	r3, [pc, #812]	@ (80056c0 <UART_SetConfig+0x69c>)
 8005394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005396:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800539a:	2b28      	cmp	r3, #40	@ 0x28
 800539c:	d86c      	bhi.n	8005478 <UART_SetConfig+0x454>
 800539e:	a201      	add	r2, pc, #4	@ (adr r2, 80053a4 <UART_SetConfig+0x380>)
 80053a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a4:	08005449 	.word	0x08005449
 80053a8:	08005479 	.word	0x08005479
 80053ac:	08005479 	.word	0x08005479
 80053b0:	08005479 	.word	0x08005479
 80053b4:	08005479 	.word	0x08005479
 80053b8:	08005479 	.word	0x08005479
 80053bc:	08005479 	.word	0x08005479
 80053c0:	08005479 	.word	0x08005479
 80053c4:	08005451 	.word	0x08005451
 80053c8:	08005479 	.word	0x08005479
 80053cc:	08005479 	.word	0x08005479
 80053d0:	08005479 	.word	0x08005479
 80053d4:	08005479 	.word	0x08005479
 80053d8:	08005479 	.word	0x08005479
 80053dc:	08005479 	.word	0x08005479
 80053e0:	08005479 	.word	0x08005479
 80053e4:	08005459 	.word	0x08005459
 80053e8:	08005479 	.word	0x08005479
 80053ec:	08005479 	.word	0x08005479
 80053f0:	08005479 	.word	0x08005479
 80053f4:	08005479 	.word	0x08005479
 80053f8:	08005479 	.word	0x08005479
 80053fc:	08005479 	.word	0x08005479
 8005400:	08005479 	.word	0x08005479
 8005404:	08005461 	.word	0x08005461
 8005408:	08005479 	.word	0x08005479
 800540c:	08005479 	.word	0x08005479
 8005410:	08005479 	.word	0x08005479
 8005414:	08005479 	.word	0x08005479
 8005418:	08005479 	.word	0x08005479
 800541c:	08005479 	.word	0x08005479
 8005420:	08005479 	.word	0x08005479
 8005424:	08005469 	.word	0x08005469
 8005428:	08005479 	.word	0x08005479
 800542c:	08005479 	.word	0x08005479
 8005430:	08005479 	.word	0x08005479
 8005434:	08005479 	.word	0x08005479
 8005438:	08005479 	.word	0x08005479
 800543c:	08005479 	.word	0x08005479
 8005440:	08005479 	.word	0x08005479
 8005444:	08005471 	.word	0x08005471
 8005448:	2301      	movs	r3, #1
 800544a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800544e:	e0bc      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005450:	2304      	movs	r3, #4
 8005452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005456:	e0b8      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005458:	2308      	movs	r3, #8
 800545a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800545e:	e0b4      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005460:	2310      	movs	r3, #16
 8005462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005466:	e0b0      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005468:	2320      	movs	r3, #32
 800546a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546e:	e0ac      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005470:	2340      	movs	r3, #64	@ 0x40
 8005472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005476:	e0a8      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005478:	2380      	movs	r3, #128	@ 0x80
 800547a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800547e:	e0a4      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a8f      	ldr	r2, [pc, #572]	@ (80056c4 <UART_SetConfig+0x6a0>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d130      	bne.n	80054ec <UART_SetConfig+0x4c8>
 800548a:	4b8d      	ldr	r3, [pc, #564]	@ (80056c0 <UART_SetConfig+0x69c>)
 800548c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548e:	f003 0307 	and.w	r3, r3, #7
 8005492:	2b05      	cmp	r3, #5
 8005494:	d826      	bhi.n	80054e4 <UART_SetConfig+0x4c0>
 8005496:	a201      	add	r2, pc, #4	@ (adr r2, 800549c <UART_SetConfig+0x478>)
 8005498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800549c:	080054b5 	.word	0x080054b5
 80054a0:	080054bd 	.word	0x080054bd
 80054a4:	080054c5 	.word	0x080054c5
 80054a8:	080054cd 	.word	0x080054cd
 80054ac:	080054d5 	.word	0x080054d5
 80054b0:	080054dd 	.word	0x080054dd
 80054b4:	2300      	movs	r3, #0
 80054b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ba:	e086      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054bc:	2304      	movs	r3, #4
 80054be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054c2:	e082      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054c4:	2308      	movs	r3, #8
 80054c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ca:	e07e      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054cc:	2310      	movs	r3, #16
 80054ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d2:	e07a      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054d4:	2320      	movs	r3, #32
 80054d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054da:	e076      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054dc:	2340      	movs	r3, #64	@ 0x40
 80054de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e2:	e072      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054e4:	2380      	movs	r3, #128	@ 0x80
 80054e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ea:	e06e      	b.n	80055ca <UART_SetConfig+0x5a6>
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a75      	ldr	r2, [pc, #468]	@ (80056c8 <UART_SetConfig+0x6a4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d130      	bne.n	8005558 <UART_SetConfig+0x534>
 80054f6:	4b72      	ldr	r3, [pc, #456]	@ (80056c0 <UART_SetConfig+0x69c>)
 80054f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fa:	f003 0307 	and.w	r3, r3, #7
 80054fe:	2b05      	cmp	r3, #5
 8005500:	d826      	bhi.n	8005550 <UART_SetConfig+0x52c>
 8005502:	a201      	add	r2, pc, #4	@ (adr r2, 8005508 <UART_SetConfig+0x4e4>)
 8005504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005508:	08005521 	.word	0x08005521
 800550c:	08005529 	.word	0x08005529
 8005510:	08005531 	.word	0x08005531
 8005514:	08005539 	.word	0x08005539
 8005518:	08005541 	.word	0x08005541
 800551c:	08005549 	.word	0x08005549
 8005520:	2300      	movs	r3, #0
 8005522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005526:	e050      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005528:	2304      	movs	r3, #4
 800552a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552e:	e04c      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005530:	2308      	movs	r3, #8
 8005532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005536:	e048      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005538:	2310      	movs	r3, #16
 800553a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553e:	e044      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005540:	2320      	movs	r3, #32
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005546:	e040      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005548:	2340      	movs	r3, #64	@ 0x40
 800554a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554e:	e03c      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005550:	2380      	movs	r3, #128	@ 0x80
 8005552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005556:	e038      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a5b      	ldr	r2, [pc, #364]	@ (80056cc <UART_SetConfig+0x6a8>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d130      	bne.n	80055c4 <UART_SetConfig+0x5a0>
 8005562:	4b57      	ldr	r3, [pc, #348]	@ (80056c0 <UART_SetConfig+0x69c>)
 8005564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005566:	f003 0307 	and.w	r3, r3, #7
 800556a:	2b05      	cmp	r3, #5
 800556c:	d826      	bhi.n	80055bc <UART_SetConfig+0x598>
 800556e:	a201      	add	r2, pc, #4	@ (adr r2, 8005574 <UART_SetConfig+0x550>)
 8005570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005574:	0800558d 	.word	0x0800558d
 8005578:	08005595 	.word	0x08005595
 800557c:	0800559d 	.word	0x0800559d
 8005580:	080055a5 	.word	0x080055a5
 8005584:	080055ad 	.word	0x080055ad
 8005588:	080055b5 	.word	0x080055b5
 800558c:	2302      	movs	r3, #2
 800558e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005592:	e01a      	b.n	80055ca <UART_SetConfig+0x5a6>
 8005594:	2304      	movs	r3, #4
 8005596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800559a:	e016      	b.n	80055ca <UART_SetConfig+0x5a6>
 800559c:	2308      	movs	r3, #8
 800559e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055a2:	e012      	b.n	80055ca <UART_SetConfig+0x5a6>
 80055a4:	2310      	movs	r3, #16
 80055a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055aa:	e00e      	b.n	80055ca <UART_SetConfig+0x5a6>
 80055ac:	2320      	movs	r3, #32
 80055ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055b2:	e00a      	b.n	80055ca <UART_SetConfig+0x5a6>
 80055b4:	2340      	movs	r3, #64	@ 0x40
 80055b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ba:	e006      	b.n	80055ca <UART_SetConfig+0x5a6>
 80055bc:	2380      	movs	r3, #128	@ 0x80
 80055be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055c2:	e002      	b.n	80055ca <UART_SetConfig+0x5a6>
 80055c4:	2380      	movs	r3, #128	@ 0x80
 80055c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a3f      	ldr	r2, [pc, #252]	@ (80056cc <UART_SetConfig+0x6a8>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	f040 80f8 	bne.w	80057c6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80055d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80055da:	2b20      	cmp	r3, #32
 80055dc:	dc46      	bgt.n	800566c <UART_SetConfig+0x648>
 80055de:	2b02      	cmp	r3, #2
 80055e0:	f2c0 8082 	blt.w	80056e8 <UART_SetConfig+0x6c4>
 80055e4:	3b02      	subs	r3, #2
 80055e6:	2b1e      	cmp	r3, #30
 80055e8:	d87e      	bhi.n	80056e8 <UART_SetConfig+0x6c4>
 80055ea:	a201      	add	r2, pc, #4	@ (adr r2, 80055f0 <UART_SetConfig+0x5cc>)
 80055ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f0:	08005673 	.word	0x08005673
 80055f4:	080056e9 	.word	0x080056e9
 80055f8:	0800567b 	.word	0x0800567b
 80055fc:	080056e9 	.word	0x080056e9
 8005600:	080056e9 	.word	0x080056e9
 8005604:	080056e9 	.word	0x080056e9
 8005608:	0800568b 	.word	0x0800568b
 800560c:	080056e9 	.word	0x080056e9
 8005610:	080056e9 	.word	0x080056e9
 8005614:	080056e9 	.word	0x080056e9
 8005618:	080056e9 	.word	0x080056e9
 800561c:	080056e9 	.word	0x080056e9
 8005620:	080056e9 	.word	0x080056e9
 8005624:	080056e9 	.word	0x080056e9
 8005628:	0800569b 	.word	0x0800569b
 800562c:	080056e9 	.word	0x080056e9
 8005630:	080056e9 	.word	0x080056e9
 8005634:	080056e9 	.word	0x080056e9
 8005638:	080056e9 	.word	0x080056e9
 800563c:	080056e9 	.word	0x080056e9
 8005640:	080056e9 	.word	0x080056e9
 8005644:	080056e9 	.word	0x080056e9
 8005648:	080056e9 	.word	0x080056e9
 800564c:	080056e9 	.word	0x080056e9
 8005650:	080056e9 	.word	0x080056e9
 8005654:	080056e9 	.word	0x080056e9
 8005658:	080056e9 	.word	0x080056e9
 800565c:	080056e9 	.word	0x080056e9
 8005660:	080056e9 	.word	0x080056e9
 8005664:	080056e9 	.word	0x080056e9
 8005668:	080056db 	.word	0x080056db
 800566c:	2b40      	cmp	r3, #64	@ 0x40
 800566e:	d037      	beq.n	80056e0 <UART_SetConfig+0x6bc>
 8005670:	e03a      	b.n	80056e8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005672:	f7fe ff0f 	bl	8004494 <HAL_RCCEx_GetD3PCLK1Freq>
 8005676:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005678:	e03c      	b.n	80056f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800567a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800567e:	4618      	mov	r0, r3
 8005680:	f7fe ff1e 	bl	80044c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005688:	e034      	b.n	80056f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800568a:	f107 0318 	add.w	r3, r7, #24
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff f86a 	bl	8004768 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005698:	e02c      	b.n	80056f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800569a:	4b09      	ldr	r3, [pc, #36]	@ (80056c0 <UART_SetConfig+0x69c>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0320 	and.w	r3, r3, #32
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d016      	beq.n	80056d4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80056a6:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <UART_SetConfig+0x69c>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	08db      	lsrs	r3, r3, #3
 80056ac:	f003 0303 	and.w	r3, r3, #3
 80056b0:	4a07      	ldr	r2, [pc, #28]	@ (80056d0 <UART_SetConfig+0x6ac>)
 80056b2:	fa22 f303 	lsr.w	r3, r2, r3
 80056b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80056b8:	e01c      	b.n	80056f4 <UART_SetConfig+0x6d0>
 80056ba:	bf00      	nop
 80056bc:	40011400 	.word	0x40011400
 80056c0:	58024400 	.word	0x58024400
 80056c4:	40007800 	.word	0x40007800
 80056c8:	40007c00 	.word	0x40007c00
 80056cc:	58000c00 	.word	0x58000c00
 80056d0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80056d4:	4b9d      	ldr	r3, [pc, #628]	@ (800594c <UART_SetConfig+0x928>)
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d8:	e00c      	b.n	80056f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80056da:	4b9d      	ldr	r3, [pc, #628]	@ (8005950 <UART_SetConfig+0x92c>)
 80056dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056de:	e009      	b.n	80056f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e6:	e005      	b.n	80056f4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80056f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 81de 	beq.w	8005ab8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005700:	4a94      	ldr	r2, [pc, #592]	@ (8005954 <UART_SetConfig+0x930>)
 8005702:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005706:	461a      	mov	r2, r3
 8005708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800570a:	fbb3 f3f2 	udiv	r3, r3, r2
 800570e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	4613      	mov	r3, r2
 8005716:	005b      	lsls	r3, r3, #1
 8005718:	4413      	add	r3, r2
 800571a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800571c:	429a      	cmp	r2, r3
 800571e:	d305      	bcc.n	800572c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005728:	429a      	cmp	r2, r3
 800572a:	d903      	bls.n	8005734 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005732:	e1c1      	b.n	8005ab8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005736:	2200      	movs	r2, #0
 8005738:	60bb      	str	r3, [r7, #8]
 800573a:	60fa      	str	r2, [r7, #12]
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005740:	4a84      	ldr	r2, [pc, #528]	@ (8005954 <UART_SetConfig+0x930>)
 8005742:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005746:	b29b      	uxth	r3, r3
 8005748:	2200      	movs	r2, #0
 800574a:	603b      	str	r3, [r7, #0]
 800574c:	607a      	str	r2, [r7, #4]
 800574e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005752:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005756:	f7fa ffd7 	bl	8000708 <__aeabi_uldivmod>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	4610      	mov	r0, r2
 8005760:	4619      	mov	r1, r3
 8005762:	f04f 0200 	mov.w	r2, #0
 8005766:	f04f 0300 	mov.w	r3, #0
 800576a:	020b      	lsls	r3, r1, #8
 800576c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005770:	0202      	lsls	r2, r0, #8
 8005772:	6979      	ldr	r1, [r7, #20]
 8005774:	6849      	ldr	r1, [r1, #4]
 8005776:	0849      	lsrs	r1, r1, #1
 8005778:	2000      	movs	r0, #0
 800577a:	460c      	mov	r4, r1
 800577c:	4605      	mov	r5, r0
 800577e:	eb12 0804 	adds.w	r8, r2, r4
 8005782:	eb43 0905 	adc.w	r9, r3, r5
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	469a      	mov	sl, r3
 800578e:	4693      	mov	fp, r2
 8005790:	4652      	mov	r2, sl
 8005792:	465b      	mov	r3, fp
 8005794:	4640      	mov	r0, r8
 8005796:	4649      	mov	r1, r9
 8005798:	f7fa ffb6 	bl	8000708 <__aeabi_uldivmod>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4613      	mov	r3, r2
 80057a2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057aa:	d308      	bcc.n	80057be <UART_SetConfig+0x79a>
 80057ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057b2:	d204      	bcs.n	80057be <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057ba:	60da      	str	r2, [r3, #12]
 80057bc:	e17c      	b.n	8005ab8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80057c4:	e178      	b.n	8005ab8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ce:	f040 80c5 	bne.w	800595c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80057d2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80057d6:	2b20      	cmp	r3, #32
 80057d8:	dc48      	bgt.n	800586c <UART_SetConfig+0x848>
 80057da:	2b00      	cmp	r3, #0
 80057dc:	db7b      	blt.n	80058d6 <UART_SetConfig+0x8b2>
 80057de:	2b20      	cmp	r3, #32
 80057e0:	d879      	bhi.n	80058d6 <UART_SetConfig+0x8b2>
 80057e2:	a201      	add	r2, pc, #4	@ (adr r2, 80057e8 <UART_SetConfig+0x7c4>)
 80057e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e8:	08005873 	.word	0x08005873
 80057ec:	0800587b 	.word	0x0800587b
 80057f0:	080058d7 	.word	0x080058d7
 80057f4:	080058d7 	.word	0x080058d7
 80057f8:	08005883 	.word	0x08005883
 80057fc:	080058d7 	.word	0x080058d7
 8005800:	080058d7 	.word	0x080058d7
 8005804:	080058d7 	.word	0x080058d7
 8005808:	08005893 	.word	0x08005893
 800580c:	080058d7 	.word	0x080058d7
 8005810:	080058d7 	.word	0x080058d7
 8005814:	080058d7 	.word	0x080058d7
 8005818:	080058d7 	.word	0x080058d7
 800581c:	080058d7 	.word	0x080058d7
 8005820:	080058d7 	.word	0x080058d7
 8005824:	080058d7 	.word	0x080058d7
 8005828:	080058a3 	.word	0x080058a3
 800582c:	080058d7 	.word	0x080058d7
 8005830:	080058d7 	.word	0x080058d7
 8005834:	080058d7 	.word	0x080058d7
 8005838:	080058d7 	.word	0x080058d7
 800583c:	080058d7 	.word	0x080058d7
 8005840:	080058d7 	.word	0x080058d7
 8005844:	080058d7 	.word	0x080058d7
 8005848:	080058d7 	.word	0x080058d7
 800584c:	080058d7 	.word	0x080058d7
 8005850:	080058d7 	.word	0x080058d7
 8005854:	080058d7 	.word	0x080058d7
 8005858:	080058d7 	.word	0x080058d7
 800585c:	080058d7 	.word	0x080058d7
 8005860:	080058d7 	.word	0x080058d7
 8005864:	080058d7 	.word	0x080058d7
 8005868:	080058c9 	.word	0x080058c9
 800586c:	2b40      	cmp	r3, #64	@ 0x40
 800586e:	d02e      	beq.n	80058ce <UART_SetConfig+0x8aa>
 8005870:	e031      	b.n	80058d6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005872:	f7fd fbd9 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 8005876:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005878:	e033      	b.n	80058e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800587a:	f7fd fbeb 	bl	8003054 <HAL_RCC_GetPCLK2Freq>
 800587e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005880:	e02f      	b.n	80058e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005886:	4618      	mov	r0, r3
 8005888:	f7fe fe1a 	bl	80044c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800588c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005890:	e027      	b.n	80058e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005892:	f107 0318 	add.w	r3, r7, #24
 8005896:	4618      	mov	r0, r3
 8005898:	f7fe ff66 	bl	8004768 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058a0:	e01f      	b.n	80058e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058a2:	4b2d      	ldr	r3, [pc, #180]	@ (8005958 <UART_SetConfig+0x934>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0320 	and.w	r3, r3, #32
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d009      	beq.n	80058c2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80058ae:	4b2a      	ldr	r3, [pc, #168]	@ (8005958 <UART_SetConfig+0x934>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	08db      	lsrs	r3, r3, #3
 80058b4:	f003 0303 	and.w	r3, r3, #3
 80058b8:	4a24      	ldr	r2, [pc, #144]	@ (800594c <UART_SetConfig+0x928>)
 80058ba:	fa22 f303 	lsr.w	r3, r2, r3
 80058be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80058c0:	e00f      	b.n	80058e2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80058c2:	4b22      	ldr	r3, [pc, #136]	@ (800594c <UART_SetConfig+0x928>)
 80058c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058c6:	e00c      	b.n	80058e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80058c8:	4b21      	ldr	r3, [pc, #132]	@ (8005950 <UART_SetConfig+0x92c>)
 80058ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058cc:	e009      	b.n	80058e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d4:	e005      	b.n	80058e2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80058d6:	2300      	movs	r3, #0
 80058d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80058e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 80e7 	beq.w	8005ab8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ee:	4a19      	ldr	r2, [pc, #100]	@ (8005954 <UART_SetConfig+0x930>)
 80058f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058f4:	461a      	mov	r2, r3
 80058f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80058fc:	005a      	lsls	r2, r3, #1
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	085b      	lsrs	r3, r3, #1
 8005904:	441a      	add	r2, r3
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	fbb2 f3f3 	udiv	r3, r2, r3
 800590e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005912:	2b0f      	cmp	r3, #15
 8005914:	d916      	bls.n	8005944 <UART_SetConfig+0x920>
 8005916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800591c:	d212      	bcs.n	8005944 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800591e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005920:	b29b      	uxth	r3, r3
 8005922:	f023 030f 	bic.w	r3, r3, #15
 8005926:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800592a:	085b      	lsrs	r3, r3, #1
 800592c:	b29b      	uxth	r3, r3
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	b29a      	uxth	r2, r3
 8005934:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005936:	4313      	orrs	r3, r2
 8005938:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005940:	60da      	str	r2, [r3, #12]
 8005942:	e0b9      	b.n	8005ab8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800594a:	e0b5      	b.n	8005ab8 <UART_SetConfig+0xa94>
 800594c:	03d09000 	.word	0x03d09000
 8005950:	003d0900 	.word	0x003d0900
 8005954:	0800a3c4 	.word	0x0800a3c4
 8005958:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800595c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005960:	2b20      	cmp	r3, #32
 8005962:	dc49      	bgt.n	80059f8 <UART_SetConfig+0x9d4>
 8005964:	2b00      	cmp	r3, #0
 8005966:	db7c      	blt.n	8005a62 <UART_SetConfig+0xa3e>
 8005968:	2b20      	cmp	r3, #32
 800596a:	d87a      	bhi.n	8005a62 <UART_SetConfig+0xa3e>
 800596c:	a201      	add	r2, pc, #4	@ (adr r2, 8005974 <UART_SetConfig+0x950>)
 800596e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005972:	bf00      	nop
 8005974:	080059ff 	.word	0x080059ff
 8005978:	08005a07 	.word	0x08005a07
 800597c:	08005a63 	.word	0x08005a63
 8005980:	08005a63 	.word	0x08005a63
 8005984:	08005a0f 	.word	0x08005a0f
 8005988:	08005a63 	.word	0x08005a63
 800598c:	08005a63 	.word	0x08005a63
 8005990:	08005a63 	.word	0x08005a63
 8005994:	08005a1f 	.word	0x08005a1f
 8005998:	08005a63 	.word	0x08005a63
 800599c:	08005a63 	.word	0x08005a63
 80059a0:	08005a63 	.word	0x08005a63
 80059a4:	08005a63 	.word	0x08005a63
 80059a8:	08005a63 	.word	0x08005a63
 80059ac:	08005a63 	.word	0x08005a63
 80059b0:	08005a63 	.word	0x08005a63
 80059b4:	08005a2f 	.word	0x08005a2f
 80059b8:	08005a63 	.word	0x08005a63
 80059bc:	08005a63 	.word	0x08005a63
 80059c0:	08005a63 	.word	0x08005a63
 80059c4:	08005a63 	.word	0x08005a63
 80059c8:	08005a63 	.word	0x08005a63
 80059cc:	08005a63 	.word	0x08005a63
 80059d0:	08005a63 	.word	0x08005a63
 80059d4:	08005a63 	.word	0x08005a63
 80059d8:	08005a63 	.word	0x08005a63
 80059dc:	08005a63 	.word	0x08005a63
 80059e0:	08005a63 	.word	0x08005a63
 80059e4:	08005a63 	.word	0x08005a63
 80059e8:	08005a63 	.word	0x08005a63
 80059ec:	08005a63 	.word	0x08005a63
 80059f0:	08005a63 	.word	0x08005a63
 80059f4:	08005a55 	.word	0x08005a55
 80059f8:	2b40      	cmp	r3, #64	@ 0x40
 80059fa:	d02e      	beq.n	8005a5a <UART_SetConfig+0xa36>
 80059fc:	e031      	b.n	8005a62 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059fe:	f7fd fb13 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 8005a02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a04:	e033      	b.n	8005a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a06:	f7fd fb25 	bl	8003054 <HAL_RCC_GetPCLK2Freq>
 8005a0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a0c:	e02f      	b.n	8005a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7fe fd54 	bl	80044c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a1c:	e027      	b.n	8005a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a1e:	f107 0318 	add.w	r3, r7, #24
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fe fea0 	bl	8004768 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a2c:	e01f      	b.n	8005a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8005ae4 <UART_SetConfig+0xac0>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0320 	and.w	r3, r3, #32
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d009      	beq.n	8005a4e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8005ae4 <UART_SetConfig+0xac0>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	08db      	lsrs	r3, r3, #3
 8005a40:	f003 0303 	and.w	r3, r3, #3
 8005a44:	4a28      	ldr	r2, [pc, #160]	@ (8005ae8 <UART_SetConfig+0xac4>)
 8005a46:	fa22 f303 	lsr.w	r3, r2, r3
 8005a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a4c:	e00f      	b.n	8005a6e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005a4e:	4b26      	ldr	r3, [pc, #152]	@ (8005ae8 <UART_SetConfig+0xac4>)
 8005a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a52:	e00c      	b.n	8005a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005a54:	4b25      	ldr	r3, [pc, #148]	@ (8005aec <UART_SetConfig+0xac8>)
 8005a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a58:	e009      	b.n	8005a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a60:	e005      	b.n	8005a6e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005a62:	2300      	movs	r3, #0
 8005a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005a6c:	bf00      	nop
    }

    if (pclk != 0U)
 8005a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d021      	beq.n	8005ab8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a78:	4a1d      	ldr	r2, [pc, #116]	@ (8005af0 <UART_SetConfig+0xacc>)
 8005a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a7e:	461a      	mov	r2, r3
 8005a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a82:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	085b      	lsrs	r3, r3, #1
 8005a8c:	441a      	add	r2, r3
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a96:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9a:	2b0f      	cmp	r3, #15
 8005a9c:	d909      	bls.n	8005ab2 <UART_SetConfig+0xa8e>
 8005a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aa4:	d205      	bcs.n	8005ab2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60da      	str	r2, [r3, #12]
 8005ab0:	e002      	b.n	8005ab8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	2200      	movs	r2, #0
 8005acc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ad4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3748      	adds	r7, #72	@ 0x48
 8005adc:	46bd      	mov	sp, r7
 8005ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ae2:	bf00      	nop
 8005ae4:	58024400 	.word	0x58024400
 8005ae8:	03d09000 	.word	0x03d09000
 8005aec:	003d0900 	.word	0x003d0900
 8005af0:	0800a3c4 	.word	0x0800a3c4

08005af4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00a      	beq.n	8005b1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00a      	beq.n	8005b40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	430a      	orrs	r2, r1
 8005b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b44:	f003 0302 	and.w	r3, r3, #2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00a      	beq.n	8005b62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b66:	f003 0304 	and.w	r3, r3, #4
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00a      	beq.n	8005b84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	430a      	orrs	r2, r1
 8005b82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b88:	f003 0310 	and.w	r3, r3, #16
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00a      	beq.n	8005ba6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005baa:	f003 0320 	and.w	r3, r3, #32
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00a      	beq.n	8005bc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d01a      	beq.n	8005c0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bf2:	d10a      	bne.n	8005c0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	605a      	str	r2, [r3, #4]
  }
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b098      	sub	sp, #96	@ 0x60
 8005c3c:	af02      	add	r7, sp, #8
 8005c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c48:	f7fb ff2e 	bl	8001aa8 <HAL_GetTick>
 8005c4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d12f      	bne.n	8005cbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c64:	2200      	movs	r2, #0
 8005c66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f88e 	bl	8005d8c <UART_WaitOnFlagUntilTimeout>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d022      	beq.n	8005cbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7e:	e853 3f00 	ldrex	r3, [r3]
 8005c82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	461a      	mov	r2, r3
 8005c92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c96:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e6      	bne.n	8005c76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e063      	b.n	8005d84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0304 	and.w	r3, r3, #4
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	d149      	bne.n	8005d5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f857 	bl	8005d8c <UART_WaitOnFlagUntilTimeout>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d03c      	beq.n	8005d5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	e853 3f00 	ldrex	r3, [r3]
 8005cf0:	623b      	str	r3, [r7, #32]
   return(result);
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d02:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e6      	bne.n	8005ce4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	3308      	adds	r3, #8
 8005d1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	e853 3f00 	ldrex	r3, [r3]
 8005d24:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f023 0301 	bic.w	r3, r3, #1
 8005d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	3308      	adds	r3, #8
 8005d34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d36:	61fa      	str	r2, [r7, #28]
 8005d38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3a:	69b9      	ldr	r1, [r7, #24]
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	617b      	str	r3, [r7, #20]
   return(result);
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1e5      	bne.n	8005d16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e012      	b.n	8005d84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3758      	adds	r7, #88	@ 0x58
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	603b      	str	r3, [r7, #0]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d9c:	e04f      	b.n	8005e3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da4:	d04b      	beq.n	8005e3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da6:	f7fb fe7f 	bl	8001aa8 <HAL_GetTick>
 8005daa:	4602      	mov	r2, r0
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	1ad3      	subs	r3, r2, r3
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d302      	bcc.n	8005dbc <UART_WaitOnFlagUntilTimeout+0x30>
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e04e      	b.n	8005e5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d037      	beq.n	8005e3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	2b80      	cmp	r3, #128	@ 0x80
 8005dd2:	d034      	beq.n	8005e3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b40      	cmp	r3, #64	@ 0x40
 8005dd8:	d031      	beq.n	8005e3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	69db      	ldr	r3, [r3, #28]
 8005de0:	f003 0308 	and.w	r3, r3, #8
 8005de4:	2b08      	cmp	r3, #8
 8005de6:	d110      	bne.n	8005e0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2208      	movs	r2, #8
 8005dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 f839 	bl	8005e68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2208      	movs	r2, #8
 8005dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e029      	b.n	8005e5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69db      	ldr	r3, [r3, #28]
 8005e10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e18:	d111      	bne.n	8005e3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 f81f 	bl	8005e68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e00f      	b.n	8005e5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69da      	ldr	r2, [r3, #28]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	4013      	ands	r3, r2
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	bf0c      	ite	eq
 8005e4e:	2301      	moveq	r3, #1
 8005e50:	2300      	movne	r3, #0
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	79fb      	ldrb	r3, [r7, #7]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d0a0      	beq.n	8005d9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
	...

08005e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b095      	sub	sp, #84	@ 0x54
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e78:	e853 3f00 	ldrex	r3, [r3]
 8005e7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e96:	e841 2300 	strex	r3, r2, [r1]
 8005e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1e6      	bne.n	8005e70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	3308      	adds	r3, #8
 8005ea8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eb2:	69fa      	ldr	r2, [r7, #28]
 8005eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8005f30 <UART_EndRxTransfer+0xc8>)
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	3308      	adds	r3, #8
 8005ec0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ec2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ec8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eca:	e841 2300 	strex	r3, r2, [r1]
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1e5      	bne.n	8005ea2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d118      	bne.n	8005f10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	60bb      	str	r3, [r7, #8]
   return(result);
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	f023 0310 	bic.w	r3, r3, #16
 8005ef2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f00:	6979      	ldr	r1, [r7, #20]
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	e841 2300 	strex	r3, r2, [r1]
 8005f08:	613b      	str	r3, [r7, #16]
   return(result);
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1e6      	bne.n	8005ede <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2220      	movs	r2, #32
 8005f14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005f24:	bf00      	nop
 8005f26:	3754      	adds	r7, #84	@ 0x54
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	effffffe 	.word	0xeffffffe

08005f34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b085      	sub	sp, #20
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d101      	bne.n	8005f4a <HAL_UARTEx_DisableFifoMode+0x16>
 8005f46:	2302      	movs	r3, #2
 8005f48:	e027      	b.n	8005f9a <HAL_UARTEx_DisableFifoMode+0x66>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2224      	movs	r2, #36	@ 0x24
 8005f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 0201 	bic.w	r2, r2, #1
 8005f70:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005f78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3714      	adds	r7, #20
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr

08005fa6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b084      	sub	sp, #16
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
 8005fae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d101      	bne.n	8005fbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005fba:	2302      	movs	r3, #2
 8005fbc:	e02d      	b.n	800601a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2224      	movs	r2, #36	@ 0x24
 8005fca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f022 0201 	bic.w	r2, r2, #1
 8005fe4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f850 	bl	80060a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2220      	movs	r2, #32
 800600c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006022:	b580      	push	{r7, lr}
 8006024:	b084      	sub	sp, #16
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
 800602a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006032:	2b01      	cmp	r3, #1
 8006034:	d101      	bne.n	800603a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006036:	2302      	movs	r3, #2
 8006038:	e02d      	b.n	8006096 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2224      	movs	r2, #36	@ 0x24
 8006046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 0201 	bic.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f812 	bl	80060a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3710      	adds	r7, #16
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d108      	bne.n	80060c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80060c0:	e031      	b.n	8006126 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80060c2:	2310      	movs	r3, #16
 80060c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80060c6:	2310      	movs	r3, #16
 80060c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	0e5b      	lsrs	r3, r3, #25
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f003 0307 	and.w	r3, r3, #7
 80060d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	0f5b      	lsrs	r3, r3, #29
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80060ea:	7bbb      	ldrb	r3, [r7, #14]
 80060ec:	7b3a      	ldrb	r2, [r7, #12]
 80060ee:	4911      	ldr	r1, [pc, #68]	@ (8006134 <UARTEx_SetNbDataToProcess+0x94>)
 80060f0:	5c8a      	ldrb	r2, [r1, r2]
 80060f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80060f6:	7b3a      	ldrb	r2, [r7, #12]
 80060f8:	490f      	ldr	r1, [pc, #60]	@ (8006138 <UARTEx_SetNbDataToProcess+0x98>)
 80060fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80060fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006100:	b29a      	uxth	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	7b7a      	ldrb	r2, [r7, #13]
 800610c:	4909      	ldr	r1, [pc, #36]	@ (8006134 <UARTEx_SetNbDataToProcess+0x94>)
 800610e:	5c8a      	ldrb	r2, [r1, r2]
 8006110:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006114:	7b7a      	ldrb	r2, [r7, #13]
 8006116:	4908      	ldr	r1, [pc, #32]	@ (8006138 <UARTEx_SetNbDataToProcess+0x98>)
 8006118:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800611a:	fb93 f3f2 	sdiv	r3, r3, r2
 800611e:	b29a      	uxth	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006126:	bf00      	nop
 8006128:	3714      	adds	r7, #20
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	0800a3dc 	.word	0x0800a3dc
 8006138:	0800a3e4 	.word	0x0800a3e4

0800613c <atof>:
 800613c:	2100      	movs	r1, #0
 800613e:	f000 bdb9 	b.w	8006cb4 <strtod>

08006142 <atoi>:
 8006142:	220a      	movs	r2, #10
 8006144:	2100      	movs	r1, #0
 8006146:	f000 be3b 	b.w	8006dc0 <strtol>

0800614a <sulp>:
 800614a:	b570      	push	{r4, r5, r6, lr}
 800614c:	4604      	mov	r4, r0
 800614e:	460d      	mov	r5, r1
 8006150:	4616      	mov	r6, r2
 8006152:	ec45 4b10 	vmov	d0, r4, r5
 8006156:	f003 f9f5 	bl	8009544 <__ulp>
 800615a:	b17e      	cbz	r6, 800617c <sulp+0x32>
 800615c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006160:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006164:	2b00      	cmp	r3, #0
 8006166:	dd09      	ble.n	800617c <sulp+0x32>
 8006168:	051b      	lsls	r3, r3, #20
 800616a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800616e:	2000      	movs	r0, #0
 8006170:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8006174:	ec41 0b17 	vmov	d7, r0, r1
 8006178:	ee20 0b07 	vmul.f64	d0, d0, d7
 800617c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006180 <_strtod_l>:
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	ed2d 8b0a 	vpush	{d8-d12}
 8006188:	b097      	sub	sp, #92	@ 0x5c
 800618a:	4688      	mov	r8, r1
 800618c:	920e      	str	r2, [sp, #56]	@ 0x38
 800618e:	2200      	movs	r2, #0
 8006190:	9212      	str	r2, [sp, #72]	@ 0x48
 8006192:	9005      	str	r0, [sp, #20]
 8006194:	f04f 0a00 	mov.w	sl, #0
 8006198:	f04f 0b00 	mov.w	fp, #0
 800619c:	460a      	mov	r2, r1
 800619e:	9211      	str	r2, [sp, #68]	@ 0x44
 80061a0:	7811      	ldrb	r1, [r2, #0]
 80061a2:	292b      	cmp	r1, #43	@ 0x2b
 80061a4:	d04c      	beq.n	8006240 <_strtod_l+0xc0>
 80061a6:	d839      	bhi.n	800621c <_strtod_l+0x9c>
 80061a8:	290d      	cmp	r1, #13
 80061aa:	d833      	bhi.n	8006214 <_strtod_l+0x94>
 80061ac:	2908      	cmp	r1, #8
 80061ae:	d833      	bhi.n	8006218 <_strtod_l+0x98>
 80061b0:	2900      	cmp	r1, #0
 80061b2:	d03c      	beq.n	800622e <_strtod_l+0xae>
 80061b4:	2200      	movs	r2, #0
 80061b6:	9208      	str	r2, [sp, #32]
 80061b8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80061ba:	782a      	ldrb	r2, [r5, #0]
 80061bc:	2a30      	cmp	r2, #48	@ 0x30
 80061be:	f040 80b7 	bne.w	8006330 <_strtod_l+0x1b0>
 80061c2:	786a      	ldrb	r2, [r5, #1]
 80061c4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80061c8:	2a58      	cmp	r2, #88	@ 0x58
 80061ca:	d170      	bne.n	80062ae <_strtod_l+0x12e>
 80061cc:	9302      	str	r3, [sp, #8]
 80061ce:	9b08      	ldr	r3, [sp, #32]
 80061d0:	9301      	str	r3, [sp, #4]
 80061d2:	ab12      	add	r3, sp, #72	@ 0x48
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	4a90      	ldr	r2, [pc, #576]	@ (8006418 <_strtod_l+0x298>)
 80061d8:	9805      	ldr	r0, [sp, #20]
 80061da:	ab13      	add	r3, sp, #76	@ 0x4c
 80061dc:	a911      	add	r1, sp, #68	@ 0x44
 80061de:	f002 faab 	bl	8008738 <__gethex>
 80061e2:	f010 060f 	ands.w	r6, r0, #15
 80061e6:	4604      	mov	r4, r0
 80061e8:	d005      	beq.n	80061f6 <_strtod_l+0x76>
 80061ea:	2e06      	cmp	r6, #6
 80061ec:	d12a      	bne.n	8006244 <_strtod_l+0xc4>
 80061ee:	3501      	adds	r5, #1
 80061f0:	2300      	movs	r3, #0
 80061f2:	9511      	str	r5, [sp, #68]	@ 0x44
 80061f4:	9308      	str	r3, [sp, #32]
 80061f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f040 8537 	bne.w	8006c6c <_strtod_l+0xaec>
 80061fe:	9b08      	ldr	r3, [sp, #32]
 8006200:	ec4b ab10 	vmov	d0, sl, fp
 8006204:	b1cb      	cbz	r3, 800623a <_strtod_l+0xba>
 8006206:	eeb1 0b40 	vneg.f64	d0, d0
 800620a:	b017      	add	sp, #92	@ 0x5c
 800620c:	ecbd 8b0a 	vpop	{d8-d12}
 8006210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006214:	2920      	cmp	r1, #32
 8006216:	d1cd      	bne.n	80061b4 <_strtod_l+0x34>
 8006218:	3201      	adds	r2, #1
 800621a:	e7c0      	b.n	800619e <_strtod_l+0x1e>
 800621c:	292d      	cmp	r1, #45	@ 0x2d
 800621e:	d1c9      	bne.n	80061b4 <_strtod_l+0x34>
 8006220:	2101      	movs	r1, #1
 8006222:	9108      	str	r1, [sp, #32]
 8006224:	1c51      	adds	r1, r2, #1
 8006226:	9111      	str	r1, [sp, #68]	@ 0x44
 8006228:	7852      	ldrb	r2, [r2, #1]
 800622a:	2a00      	cmp	r2, #0
 800622c:	d1c4      	bne.n	80061b8 <_strtod_l+0x38>
 800622e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006230:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8006234:	2b00      	cmp	r3, #0
 8006236:	f040 8517 	bne.w	8006c68 <_strtod_l+0xae8>
 800623a:	ec4b ab10 	vmov	d0, sl, fp
 800623e:	e7e4      	b.n	800620a <_strtod_l+0x8a>
 8006240:	2100      	movs	r1, #0
 8006242:	e7ee      	b.n	8006222 <_strtod_l+0xa2>
 8006244:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006246:	b13a      	cbz	r2, 8006258 <_strtod_l+0xd8>
 8006248:	2135      	movs	r1, #53	@ 0x35
 800624a:	a814      	add	r0, sp, #80	@ 0x50
 800624c:	f003 fa71 	bl	8009732 <__copybits>
 8006250:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006252:	9805      	ldr	r0, [sp, #20]
 8006254:	f002 fe4a 	bl	8008eec <_Bfree>
 8006258:	1e73      	subs	r3, r6, #1
 800625a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800625c:	2b04      	cmp	r3, #4
 800625e:	d806      	bhi.n	800626e <_strtod_l+0xee>
 8006260:	e8df f003 	tbb	[pc, r3]
 8006264:	201d0314 	.word	0x201d0314
 8006268:	14          	.byte	0x14
 8006269:	00          	.byte	0x00
 800626a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800626e:	05e3      	lsls	r3, r4, #23
 8006270:	bf48      	it	mi
 8006272:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006276:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800627a:	0d1b      	lsrs	r3, r3, #20
 800627c:	051b      	lsls	r3, r3, #20
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1b9      	bne.n	80061f6 <_strtod_l+0x76>
 8006282:	f001 fb7d 	bl	8007980 <__errno>
 8006286:	2322      	movs	r3, #34	@ 0x22
 8006288:	6003      	str	r3, [r0, #0]
 800628a:	e7b4      	b.n	80061f6 <_strtod_l+0x76>
 800628c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8006290:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006294:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006298:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800629c:	e7e7      	b.n	800626e <_strtod_l+0xee>
 800629e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006420 <_strtod_l+0x2a0>
 80062a2:	e7e4      	b.n	800626e <_strtod_l+0xee>
 80062a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80062a8:	f04f 3aff 	mov.w	sl, #4294967295
 80062ac:	e7df      	b.n	800626e <_strtod_l+0xee>
 80062ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	9211      	str	r2, [sp, #68]	@ 0x44
 80062b4:	785b      	ldrb	r3, [r3, #1]
 80062b6:	2b30      	cmp	r3, #48	@ 0x30
 80062b8:	d0f9      	beq.n	80062ae <_strtod_l+0x12e>
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d09b      	beq.n	80061f6 <_strtod_l+0x76>
 80062be:	2301      	movs	r3, #1
 80062c0:	9307      	str	r3, [sp, #28]
 80062c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80062c6:	2300      	movs	r3, #0
 80062c8:	9306      	str	r3, [sp, #24]
 80062ca:	4699      	mov	r9, r3
 80062cc:	461d      	mov	r5, r3
 80062ce:	220a      	movs	r2, #10
 80062d0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80062d2:	7804      	ldrb	r4, [r0, #0]
 80062d4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80062d8:	b2d9      	uxtb	r1, r3
 80062da:	2909      	cmp	r1, #9
 80062dc:	d92a      	bls.n	8006334 <_strtod_l+0x1b4>
 80062de:	494f      	ldr	r1, [pc, #316]	@ (800641c <_strtod_l+0x29c>)
 80062e0:	2201      	movs	r2, #1
 80062e2:	f001 fada 	bl	800789a <strncmp>
 80062e6:	b398      	cbz	r0, 8006350 <_strtod_l+0x1d0>
 80062e8:	2000      	movs	r0, #0
 80062ea:	4622      	mov	r2, r4
 80062ec:	462b      	mov	r3, r5
 80062ee:	4607      	mov	r7, r0
 80062f0:	4601      	mov	r1, r0
 80062f2:	2a65      	cmp	r2, #101	@ 0x65
 80062f4:	d001      	beq.n	80062fa <_strtod_l+0x17a>
 80062f6:	2a45      	cmp	r2, #69	@ 0x45
 80062f8:	d118      	bne.n	800632c <_strtod_l+0x1ac>
 80062fa:	b91b      	cbnz	r3, 8006304 <_strtod_l+0x184>
 80062fc:	9b07      	ldr	r3, [sp, #28]
 80062fe:	4303      	orrs	r3, r0
 8006300:	d095      	beq.n	800622e <_strtod_l+0xae>
 8006302:	2300      	movs	r3, #0
 8006304:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8006308:	f108 0201 	add.w	r2, r8, #1
 800630c:	9211      	str	r2, [sp, #68]	@ 0x44
 800630e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006312:	2a2b      	cmp	r2, #43	@ 0x2b
 8006314:	d074      	beq.n	8006400 <_strtod_l+0x280>
 8006316:	2a2d      	cmp	r2, #45	@ 0x2d
 8006318:	d07a      	beq.n	8006410 <_strtod_l+0x290>
 800631a:	f04f 0e00 	mov.w	lr, #0
 800631e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8006322:	2c09      	cmp	r4, #9
 8006324:	f240 8082 	bls.w	800642c <_strtod_l+0x2ac>
 8006328:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800632c:	2400      	movs	r4, #0
 800632e:	e09d      	b.n	800646c <_strtod_l+0x2ec>
 8006330:	2300      	movs	r3, #0
 8006332:	e7c5      	b.n	80062c0 <_strtod_l+0x140>
 8006334:	2d08      	cmp	r5, #8
 8006336:	bfc8      	it	gt
 8006338:	9906      	ldrgt	r1, [sp, #24]
 800633a:	f100 0001 	add.w	r0, r0, #1
 800633e:	bfca      	itet	gt
 8006340:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006344:	fb02 3909 	mlale	r9, r2, r9, r3
 8006348:	9306      	strgt	r3, [sp, #24]
 800634a:	3501      	adds	r5, #1
 800634c:	9011      	str	r0, [sp, #68]	@ 0x44
 800634e:	e7bf      	b.n	80062d0 <_strtod_l+0x150>
 8006350:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	9211      	str	r2, [sp, #68]	@ 0x44
 8006356:	785a      	ldrb	r2, [r3, #1]
 8006358:	b3bd      	cbz	r5, 80063ca <_strtod_l+0x24a>
 800635a:	4607      	mov	r7, r0
 800635c:	462b      	mov	r3, r5
 800635e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006362:	2909      	cmp	r1, #9
 8006364:	d912      	bls.n	800638c <_strtod_l+0x20c>
 8006366:	2101      	movs	r1, #1
 8006368:	e7c3      	b.n	80062f2 <_strtod_l+0x172>
 800636a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800636c:	1c5a      	adds	r2, r3, #1
 800636e:	9211      	str	r2, [sp, #68]	@ 0x44
 8006370:	785a      	ldrb	r2, [r3, #1]
 8006372:	3001      	adds	r0, #1
 8006374:	2a30      	cmp	r2, #48	@ 0x30
 8006376:	d0f8      	beq.n	800636a <_strtod_l+0x1ea>
 8006378:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800637c:	2b08      	cmp	r3, #8
 800637e:	f200 847a 	bhi.w	8006c76 <_strtod_l+0xaf6>
 8006382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006384:	930a      	str	r3, [sp, #40]	@ 0x28
 8006386:	4607      	mov	r7, r0
 8006388:	2000      	movs	r0, #0
 800638a:	4603      	mov	r3, r0
 800638c:	3a30      	subs	r2, #48	@ 0x30
 800638e:	f100 0101 	add.w	r1, r0, #1
 8006392:	d014      	beq.n	80063be <_strtod_l+0x23e>
 8006394:	440f      	add	r7, r1
 8006396:	469c      	mov	ip, r3
 8006398:	f04f 0e0a 	mov.w	lr, #10
 800639c:	f10c 0401 	add.w	r4, ip, #1
 80063a0:	1ae6      	subs	r6, r4, r3
 80063a2:	42b1      	cmp	r1, r6
 80063a4:	dc13      	bgt.n	80063ce <_strtod_l+0x24e>
 80063a6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80063aa:	1819      	adds	r1, r3, r0
 80063ac:	2908      	cmp	r1, #8
 80063ae:	f103 0301 	add.w	r3, r3, #1
 80063b2:	4403      	add	r3, r0
 80063b4:	dc19      	bgt.n	80063ea <_strtod_l+0x26a>
 80063b6:	210a      	movs	r1, #10
 80063b8:	fb01 2909 	mla	r9, r1, r9, r2
 80063bc:	2100      	movs	r1, #0
 80063be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80063c0:	1c50      	adds	r0, r2, #1
 80063c2:	9011      	str	r0, [sp, #68]	@ 0x44
 80063c4:	7852      	ldrb	r2, [r2, #1]
 80063c6:	4608      	mov	r0, r1
 80063c8:	e7c9      	b.n	800635e <_strtod_l+0x1de>
 80063ca:	4628      	mov	r0, r5
 80063cc:	e7d2      	b.n	8006374 <_strtod_l+0x1f4>
 80063ce:	f1bc 0f08 	cmp.w	ip, #8
 80063d2:	dc03      	bgt.n	80063dc <_strtod_l+0x25c>
 80063d4:	fb0e f909 	mul.w	r9, lr, r9
 80063d8:	46a4      	mov	ip, r4
 80063da:	e7df      	b.n	800639c <_strtod_l+0x21c>
 80063dc:	2c10      	cmp	r4, #16
 80063de:	bfde      	ittt	le
 80063e0:	9e06      	ldrle	r6, [sp, #24]
 80063e2:	fb0e f606 	mulle.w	r6, lr, r6
 80063e6:	9606      	strle	r6, [sp, #24]
 80063e8:	e7f6      	b.n	80063d8 <_strtod_l+0x258>
 80063ea:	290f      	cmp	r1, #15
 80063ec:	bfdf      	itttt	le
 80063ee:	9806      	ldrle	r0, [sp, #24]
 80063f0:	210a      	movle	r1, #10
 80063f2:	fb01 2200 	mlale	r2, r1, r0, r2
 80063f6:	9206      	strle	r2, [sp, #24]
 80063f8:	e7e0      	b.n	80063bc <_strtod_l+0x23c>
 80063fa:	2700      	movs	r7, #0
 80063fc:	2101      	movs	r1, #1
 80063fe:	e77d      	b.n	80062fc <_strtod_l+0x17c>
 8006400:	f04f 0e00 	mov.w	lr, #0
 8006404:	f108 0202 	add.w	r2, r8, #2
 8006408:	9211      	str	r2, [sp, #68]	@ 0x44
 800640a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800640e:	e786      	b.n	800631e <_strtod_l+0x19e>
 8006410:	f04f 0e01 	mov.w	lr, #1
 8006414:	e7f6      	b.n	8006404 <_strtod_l+0x284>
 8006416:	bf00      	nop
 8006418:	0800a5d4 	.word	0x0800a5d4
 800641c:	0800a3ec 	.word	0x0800a3ec
 8006420:	7ff00000 	.word	0x7ff00000
 8006424:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006426:	1c54      	adds	r4, r2, #1
 8006428:	9411      	str	r4, [sp, #68]	@ 0x44
 800642a:	7852      	ldrb	r2, [r2, #1]
 800642c:	2a30      	cmp	r2, #48	@ 0x30
 800642e:	d0f9      	beq.n	8006424 <_strtod_l+0x2a4>
 8006430:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8006434:	2c08      	cmp	r4, #8
 8006436:	f63f af79 	bhi.w	800632c <_strtod_l+0x1ac>
 800643a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800643e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006440:	9209      	str	r2, [sp, #36]	@ 0x24
 8006442:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006444:	1c54      	adds	r4, r2, #1
 8006446:	9411      	str	r4, [sp, #68]	@ 0x44
 8006448:	7852      	ldrb	r2, [r2, #1]
 800644a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800644e:	2e09      	cmp	r6, #9
 8006450:	d937      	bls.n	80064c2 <_strtod_l+0x342>
 8006452:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8006454:	1ba4      	subs	r4, r4, r6
 8006456:	2c08      	cmp	r4, #8
 8006458:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800645c:	dc02      	bgt.n	8006464 <_strtod_l+0x2e4>
 800645e:	4564      	cmp	r4, ip
 8006460:	bfa8      	it	ge
 8006462:	4664      	movge	r4, ip
 8006464:	f1be 0f00 	cmp.w	lr, #0
 8006468:	d000      	beq.n	800646c <_strtod_l+0x2ec>
 800646a:	4264      	negs	r4, r4
 800646c:	2b00      	cmp	r3, #0
 800646e:	d14d      	bne.n	800650c <_strtod_l+0x38c>
 8006470:	9b07      	ldr	r3, [sp, #28]
 8006472:	4318      	orrs	r0, r3
 8006474:	f47f aebf 	bne.w	80061f6 <_strtod_l+0x76>
 8006478:	2900      	cmp	r1, #0
 800647a:	f47f aed8 	bne.w	800622e <_strtod_l+0xae>
 800647e:	2a69      	cmp	r2, #105	@ 0x69
 8006480:	d027      	beq.n	80064d2 <_strtod_l+0x352>
 8006482:	dc24      	bgt.n	80064ce <_strtod_l+0x34e>
 8006484:	2a49      	cmp	r2, #73	@ 0x49
 8006486:	d024      	beq.n	80064d2 <_strtod_l+0x352>
 8006488:	2a4e      	cmp	r2, #78	@ 0x4e
 800648a:	f47f aed0 	bne.w	800622e <_strtod_l+0xae>
 800648e:	4997      	ldr	r1, [pc, #604]	@ (80066ec <_strtod_l+0x56c>)
 8006490:	a811      	add	r0, sp, #68	@ 0x44
 8006492:	f002 fb73 	bl	8008b7c <__match>
 8006496:	2800      	cmp	r0, #0
 8006498:	f43f aec9 	beq.w	800622e <_strtod_l+0xae>
 800649c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800649e:	781b      	ldrb	r3, [r3, #0]
 80064a0:	2b28      	cmp	r3, #40	@ 0x28
 80064a2:	d12d      	bne.n	8006500 <_strtod_l+0x380>
 80064a4:	4992      	ldr	r1, [pc, #584]	@ (80066f0 <_strtod_l+0x570>)
 80064a6:	aa14      	add	r2, sp, #80	@ 0x50
 80064a8:	a811      	add	r0, sp, #68	@ 0x44
 80064aa:	f002 fb7b 	bl	8008ba4 <__hexnan>
 80064ae:	2805      	cmp	r0, #5
 80064b0:	d126      	bne.n	8006500 <_strtod_l+0x380>
 80064b2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80064b4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80064b8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80064bc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80064c0:	e699      	b.n	80061f6 <_strtod_l+0x76>
 80064c2:	240a      	movs	r4, #10
 80064c4:	fb04 2c0c 	mla	ip, r4, ip, r2
 80064c8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80064cc:	e7b9      	b.n	8006442 <_strtod_l+0x2c2>
 80064ce:	2a6e      	cmp	r2, #110	@ 0x6e
 80064d0:	e7db      	b.n	800648a <_strtod_l+0x30a>
 80064d2:	4988      	ldr	r1, [pc, #544]	@ (80066f4 <_strtod_l+0x574>)
 80064d4:	a811      	add	r0, sp, #68	@ 0x44
 80064d6:	f002 fb51 	bl	8008b7c <__match>
 80064da:	2800      	cmp	r0, #0
 80064dc:	f43f aea7 	beq.w	800622e <_strtod_l+0xae>
 80064e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80064e2:	4985      	ldr	r1, [pc, #532]	@ (80066f8 <_strtod_l+0x578>)
 80064e4:	3b01      	subs	r3, #1
 80064e6:	a811      	add	r0, sp, #68	@ 0x44
 80064e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80064ea:	f002 fb47 	bl	8008b7c <__match>
 80064ee:	b910      	cbnz	r0, 80064f6 <_strtod_l+0x376>
 80064f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80064f2:	3301      	adds	r3, #1
 80064f4:	9311      	str	r3, [sp, #68]	@ 0x44
 80064f6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800670c <_strtod_l+0x58c>
 80064fa:	f04f 0a00 	mov.w	sl, #0
 80064fe:	e67a      	b.n	80061f6 <_strtod_l+0x76>
 8006500:	487e      	ldr	r0, [pc, #504]	@ (80066fc <_strtod_l+0x57c>)
 8006502:	f001 fa79 	bl	80079f8 <nan>
 8006506:	ec5b ab10 	vmov	sl, fp, d0
 800650a:	e674      	b.n	80061f6 <_strtod_l+0x76>
 800650c:	ee07 9a90 	vmov	s15, r9
 8006510:	1be2      	subs	r2, r4, r7
 8006512:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006516:	2d00      	cmp	r5, #0
 8006518:	bf08      	it	eq
 800651a:	461d      	moveq	r5, r3
 800651c:	2b10      	cmp	r3, #16
 800651e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006520:	461a      	mov	r2, r3
 8006522:	bfa8      	it	ge
 8006524:	2210      	movge	r2, #16
 8006526:	2b09      	cmp	r3, #9
 8006528:	ec5b ab17 	vmov	sl, fp, d7
 800652c:	dc15      	bgt.n	800655a <_strtod_l+0x3da>
 800652e:	1be1      	subs	r1, r4, r7
 8006530:	2900      	cmp	r1, #0
 8006532:	f43f ae60 	beq.w	80061f6 <_strtod_l+0x76>
 8006536:	eba4 0107 	sub.w	r1, r4, r7
 800653a:	dd72      	ble.n	8006622 <_strtod_l+0x4a2>
 800653c:	2916      	cmp	r1, #22
 800653e:	dc59      	bgt.n	80065f4 <_strtod_l+0x474>
 8006540:	4b6f      	ldr	r3, [pc, #444]	@ (8006700 <_strtod_l+0x580>)
 8006542:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006544:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006548:	ed93 7b00 	vldr	d7, [r3]
 800654c:	ec4b ab16 	vmov	d6, sl, fp
 8006550:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006554:	ec5b ab17 	vmov	sl, fp, d7
 8006558:	e64d      	b.n	80061f6 <_strtod_l+0x76>
 800655a:	4969      	ldr	r1, [pc, #420]	@ (8006700 <_strtod_l+0x580>)
 800655c:	eddd 6a06 	vldr	s13, [sp, #24]
 8006560:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8006564:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8006568:	2b0f      	cmp	r3, #15
 800656a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800656e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006572:	ec5b ab16 	vmov	sl, fp, d6
 8006576:	ddda      	ble.n	800652e <_strtod_l+0x3ae>
 8006578:	1a9a      	subs	r2, r3, r2
 800657a:	1be1      	subs	r1, r4, r7
 800657c:	440a      	add	r2, r1
 800657e:	2a00      	cmp	r2, #0
 8006580:	f340 8094 	ble.w	80066ac <_strtod_l+0x52c>
 8006584:	f012 000f 	ands.w	r0, r2, #15
 8006588:	d00a      	beq.n	80065a0 <_strtod_l+0x420>
 800658a:	495d      	ldr	r1, [pc, #372]	@ (8006700 <_strtod_l+0x580>)
 800658c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006590:	ed91 7b00 	vldr	d7, [r1]
 8006594:	ec4b ab16 	vmov	d6, sl, fp
 8006598:	ee27 7b06 	vmul.f64	d7, d7, d6
 800659c:	ec5b ab17 	vmov	sl, fp, d7
 80065a0:	f032 020f 	bics.w	r2, r2, #15
 80065a4:	d073      	beq.n	800668e <_strtod_l+0x50e>
 80065a6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80065aa:	dd47      	ble.n	800663c <_strtod_l+0x4bc>
 80065ac:	2400      	movs	r4, #0
 80065ae:	4625      	mov	r5, r4
 80065b0:	9407      	str	r4, [sp, #28]
 80065b2:	4626      	mov	r6, r4
 80065b4:	9a05      	ldr	r2, [sp, #20]
 80065b6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800670c <_strtod_l+0x58c>
 80065ba:	2322      	movs	r3, #34	@ 0x22
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	f04f 0a00 	mov.w	sl, #0
 80065c2:	9b07      	ldr	r3, [sp, #28]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f43f ae16 	beq.w	80061f6 <_strtod_l+0x76>
 80065ca:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80065cc:	9805      	ldr	r0, [sp, #20]
 80065ce:	f002 fc8d 	bl	8008eec <_Bfree>
 80065d2:	9805      	ldr	r0, [sp, #20]
 80065d4:	4631      	mov	r1, r6
 80065d6:	f002 fc89 	bl	8008eec <_Bfree>
 80065da:	9805      	ldr	r0, [sp, #20]
 80065dc:	4629      	mov	r1, r5
 80065de:	f002 fc85 	bl	8008eec <_Bfree>
 80065e2:	9907      	ldr	r1, [sp, #28]
 80065e4:	9805      	ldr	r0, [sp, #20]
 80065e6:	f002 fc81 	bl	8008eec <_Bfree>
 80065ea:	9805      	ldr	r0, [sp, #20]
 80065ec:	4621      	mov	r1, r4
 80065ee:	f002 fc7d 	bl	8008eec <_Bfree>
 80065f2:	e600      	b.n	80061f6 <_strtod_l+0x76>
 80065f4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80065f8:	1be0      	subs	r0, r4, r7
 80065fa:	4281      	cmp	r1, r0
 80065fc:	dbbc      	blt.n	8006578 <_strtod_l+0x3f8>
 80065fe:	4a40      	ldr	r2, [pc, #256]	@ (8006700 <_strtod_l+0x580>)
 8006600:	f1c3 030f 	rsb	r3, r3, #15
 8006604:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006608:	ed91 7b00 	vldr	d7, [r1]
 800660c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800660e:	ec4b ab16 	vmov	d6, sl, fp
 8006612:	1acb      	subs	r3, r1, r3
 8006614:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006618:	ee27 7b06 	vmul.f64	d7, d7, d6
 800661c:	ed92 6b00 	vldr	d6, [r2]
 8006620:	e796      	b.n	8006550 <_strtod_l+0x3d0>
 8006622:	3116      	adds	r1, #22
 8006624:	dba8      	blt.n	8006578 <_strtod_l+0x3f8>
 8006626:	4b36      	ldr	r3, [pc, #216]	@ (8006700 <_strtod_l+0x580>)
 8006628:	1b3c      	subs	r4, r7, r4
 800662a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800662e:	ed94 7b00 	vldr	d7, [r4]
 8006632:	ec4b ab16 	vmov	d6, sl, fp
 8006636:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800663a:	e78b      	b.n	8006554 <_strtod_l+0x3d4>
 800663c:	2000      	movs	r0, #0
 800663e:	ec4b ab17 	vmov	d7, sl, fp
 8006642:	4e30      	ldr	r6, [pc, #192]	@ (8006704 <_strtod_l+0x584>)
 8006644:	1112      	asrs	r2, r2, #4
 8006646:	4601      	mov	r1, r0
 8006648:	2a01      	cmp	r2, #1
 800664a:	dc23      	bgt.n	8006694 <_strtod_l+0x514>
 800664c:	b108      	cbz	r0, 8006652 <_strtod_l+0x4d2>
 800664e:	ec5b ab17 	vmov	sl, fp, d7
 8006652:	4a2c      	ldr	r2, [pc, #176]	@ (8006704 <_strtod_l+0x584>)
 8006654:	482c      	ldr	r0, [pc, #176]	@ (8006708 <_strtod_l+0x588>)
 8006656:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800665a:	ed92 7b00 	vldr	d7, [r2]
 800665e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006662:	ec4b ab16 	vmov	d6, sl, fp
 8006666:	4a29      	ldr	r2, [pc, #164]	@ (800670c <_strtod_l+0x58c>)
 8006668:	ee27 7b06 	vmul.f64	d7, d7, d6
 800666c:	ee17 1a90 	vmov	r1, s15
 8006670:	400a      	ands	r2, r1
 8006672:	4282      	cmp	r2, r0
 8006674:	ec5b ab17 	vmov	sl, fp, d7
 8006678:	d898      	bhi.n	80065ac <_strtod_l+0x42c>
 800667a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800667e:	4282      	cmp	r2, r0
 8006680:	bf86      	itte	hi
 8006682:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006710 <_strtod_l+0x590>
 8006686:	f04f 3aff 	movhi.w	sl, #4294967295
 800668a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800668e:	2200      	movs	r2, #0
 8006690:	9206      	str	r2, [sp, #24]
 8006692:	e076      	b.n	8006782 <_strtod_l+0x602>
 8006694:	f012 0f01 	tst.w	r2, #1
 8006698:	d004      	beq.n	80066a4 <_strtod_l+0x524>
 800669a:	ed96 6b00 	vldr	d6, [r6]
 800669e:	2001      	movs	r0, #1
 80066a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80066a4:	3101      	adds	r1, #1
 80066a6:	1052      	asrs	r2, r2, #1
 80066a8:	3608      	adds	r6, #8
 80066aa:	e7cd      	b.n	8006648 <_strtod_l+0x4c8>
 80066ac:	d0ef      	beq.n	800668e <_strtod_l+0x50e>
 80066ae:	4252      	negs	r2, r2
 80066b0:	f012 000f 	ands.w	r0, r2, #15
 80066b4:	d00a      	beq.n	80066cc <_strtod_l+0x54c>
 80066b6:	4912      	ldr	r1, [pc, #72]	@ (8006700 <_strtod_l+0x580>)
 80066b8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80066bc:	ed91 7b00 	vldr	d7, [r1]
 80066c0:	ec4b ab16 	vmov	d6, sl, fp
 80066c4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80066c8:	ec5b ab17 	vmov	sl, fp, d7
 80066cc:	1112      	asrs	r2, r2, #4
 80066ce:	d0de      	beq.n	800668e <_strtod_l+0x50e>
 80066d0:	2a1f      	cmp	r2, #31
 80066d2:	dd1f      	ble.n	8006714 <_strtod_l+0x594>
 80066d4:	2400      	movs	r4, #0
 80066d6:	4625      	mov	r5, r4
 80066d8:	9407      	str	r4, [sp, #28]
 80066da:	4626      	mov	r6, r4
 80066dc:	9a05      	ldr	r2, [sp, #20]
 80066de:	2322      	movs	r3, #34	@ 0x22
 80066e0:	f04f 0a00 	mov.w	sl, #0
 80066e4:	f04f 0b00 	mov.w	fp, #0
 80066e8:	6013      	str	r3, [r2, #0]
 80066ea:	e76a      	b.n	80065c2 <_strtod_l+0x442>
 80066ec:	0800a3fb 	.word	0x0800a3fb
 80066f0:	0800a5c0 	.word	0x0800a5c0
 80066f4:	0800a3f3 	.word	0x0800a3f3
 80066f8:	0800a42d 	.word	0x0800a42d
 80066fc:	0800a5bc 	.word	0x0800a5bc
 8006700:	0800a748 	.word	0x0800a748
 8006704:	0800a720 	.word	0x0800a720
 8006708:	7ca00000 	.word	0x7ca00000
 800670c:	7ff00000 	.word	0x7ff00000
 8006710:	7fefffff 	.word	0x7fefffff
 8006714:	f012 0110 	ands.w	r1, r2, #16
 8006718:	bf18      	it	ne
 800671a:	216a      	movne	r1, #106	@ 0x6a
 800671c:	9106      	str	r1, [sp, #24]
 800671e:	ec4b ab17 	vmov	d7, sl, fp
 8006722:	49af      	ldr	r1, [pc, #700]	@ (80069e0 <_strtod_l+0x860>)
 8006724:	2000      	movs	r0, #0
 8006726:	07d6      	lsls	r6, r2, #31
 8006728:	d504      	bpl.n	8006734 <_strtod_l+0x5b4>
 800672a:	ed91 6b00 	vldr	d6, [r1]
 800672e:	2001      	movs	r0, #1
 8006730:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006734:	1052      	asrs	r2, r2, #1
 8006736:	f101 0108 	add.w	r1, r1, #8
 800673a:	d1f4      	bne.n	8006726 <_strtod_l+0x5a6>
 800673c:	b108      	cbz	r0, 8006742 <_strtod_l+0x5c2>
 800673e:	ec5b ab17 	vmov	sl, fp, d7
 8006742:	9a06      	ldr	r2, [sp, #24]
 8006744:	b1b2      	cbz	r2, 8006774 <_strtod_l+0x5f4>
 8006746:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800674a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800674e:	2a00      	cmp	r2, #0
 8006750:	4658      	mov	r0, fp
 8006752:	dd0f      	ble.n	8006774 <_strtod_l+0x5f4>
 8006754:	2a1f      	cmp	r2, #31
 8006756:	dd55      	ble.n	8006804 <_strtod_l+0x684>
 8006758:	2a34      	cmp	r2, #52	@ 0x34
 800675a:	bfde      	ittt	le
 800675c:	f04f 32ff 	movle.w	r2, #4294967295
 8006760:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8006764:	408a      	lslle	r2, r1
 8006766:	f04f 0a00 	mov.w	sl, #0
 800676a:	bfcc      	ite	gt
 800676c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006770:	ea02 0b00 	andle.w	fp, r2, r0
 8006774:	ec4b ab17 	vmov	d7, sl, fp
 8006778:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800677c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006780:	d0a8      	beq.n	80066d4 <_strtod_l+0x554>
 8006782:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006784:	9805      	ldr	r0, [sp, #20]
 8006786:	f8cd 9000 	str.w	r9, [sp]
 800678a:	462a      	mov	r2, r5
 800678c:	f002 fc16 	bl	8008fbc <__s2b>
 8006790:	9007      	str	r0, [sp, #28]
 8006792:	2800      	cmp	r0, #0
 8006794:	f43f af0a 	beq.w	80065ac <_strtod_l+0x42c>
 8006798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800679a:	1b3f      	subs	r7, r7, r4
 800679c:	2b00      	cmp	r3, #0
 800679e:	bfb4      	ite	lt
 80067a0:	463b      	movlt	r3, r7
 80067a2:	2300      	movge	r3, #0
 80067a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80067a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067a8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80069d0 <_strtod_l+0x850>
 80067ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80067b0:	2400      	movs	r4, #0
 80067b2:	930d      	str	r3, [sp, #52]	@ 0x34
 80067b4:	4625      	mov	r5, r4
 80067b6:	9b07      	ldr	r3, [sp, #28]
 80067b8:	9805      	ldr	r0, [sp, #20]
 80067ba:	6859      	ldr	r1, [r3, #4]
 80067bc:	f002 fb56 	bl	8008e6c <_Balloc>
 80067c0:	4606      	mov	r6, r0
 80067c2:	2800      	cmp	r0, #0
 80067c4:	f43f aef6 	beq.w	80065b4 <_strtod_l+0x434>
 80067c8:	9b07      	ldr	r3, [sp, #28]
 80067ca:	691a      	ldr	r2, [r3, #16]
 80067cc:	ec4b ab19 	vmov	d9, sl, fp
 80067d0:	3202      	adds	r2, #2
 80067d2:	f103 010c 	add.w	r1, r3, #12
 80067d6:	0092      	lsls	r2, r2, #2
 80067d8:	300c      	adds	r0, #12
 80067da:	f001 f8fe 	bl	80079da <memcpy>
 80067de:	eeb0 0b49 	vmov.f64	d0, d9
 80067e2:	9805      	ldr	r0, [sp, #20]
 80067e4:	aa14      	add	r2, sp, #80	@ 0x50
 80067e6:	a913      	add	r1, sp, #76	@ 0x4c
 80067e8:	f002 ff1c 	bl	8009624 <__d2b>
 80067ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80067ee:	2800      	cmp	r0, #0
 80067f0:	f43f aee0 	beq.w	80065b4 <_strtod_l+0x434>
 80067f4:	9805      	ldr	r0, [sp, #20]
 80067f6:	2101      	movs	r1, #1
 80067f8:	f002 fc76 	bl	80090e8 <__i2b>
 80067fc:	4605      	mov	r5, r0
 80067fe:	b940      	cbnz	r0, 8006812 <_strtod_l+0x692>
 8006800:	2500      	movs	r5, #0
 8006802:	e6d7      	b.n	80065b4 <_strtod_l+0x434>
 8006804:	f04f 31ff 	mov.w	r1, #4294967295
 8006808:	fa01 f202 	lsl.w	r2, r1, r2
 800680c:	ea02 0a0a 	and.w	sl, r2, sl
 8006810:	e7b0      	b.n	8006774 <_strtod_l+0x5f4>
 8006812:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8006814:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006816:	2f00      	cmp	r7, #0
 8006818:	bfab      	itete	ge
 800681a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800681c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800681e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8006822:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8006826:	bfac      	ite	ge
 8006828:	eb07 0903 	addge.w	r9, r7, r3
 800682c:	eba3 0807 	sublt.w	r8, r3, r7
 8006830:	9b06      	ldr	r3, [sp, #24]
 8006832:	1aff      	subs	r7, r7, r3
 8006834:	4417      	add	r7, r2
 8006836:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800683a:	4a6a      	ldr	r2, [pc, #424]	@ (80069e4 <_strtod_l+0x864>)
 800683c:	3f01      	subs	r7, #1
 800683e:	4297      	cmp	r7, r2
 8006840:	da51      	bge.n	80068e6 <_strtod_l+0x766>
 8006842:	1bd1      	subs	r1, r2, r7
 8006844:	291f      	cmp	r1, #31
 8006846:	eba3 0301 	sub.w	r3, r3, r1
 800684a:	f04f 0201 	mov.w	r2, #1
 800684e:	dc3e      	bgt.n	80068ce <_strtod_l+0x74e>
 8006850:	408a      	lsls	r2, r1
 8006852:	920c      	str	r2, [sp, #48]	@ 0x30
 8006854:	2200      	movs	r2, #0
 8006856:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006858:	eb09 0703 	add.w	r7, r9, r3
 800685c:	4498      	add	r8, r3
 800685e:	9b06      	ldr	r3, [sp, #24]
 8006860:	45b9      	cmp	r9, r7
 8006862:	4498      	add	r8, r3
 8006864:	464b      	mov	r3, r9
 8006866:	bfa8      	it	ge
 8006868:	463b      	movge	r3, r7
 800686a:	4543      	cmp	r3, r8
 800686c:	bfa8      	it	ge
 800686e:	4643      	movge	r3, r8
 8006870:	2b00      	cmp	r3, #0
 8006872:	bfc2      	ittt	gt
 8006874:	1aff      	subgt	r7, r7, r3
 8006876:	eba8 0803 	subgt.w	r8, r8, r3
 800687a:	eba9 0903 	subgt.w	r9, r9, r3
 800687e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006880:	2b00      	cmp	r3, #0
 8006882:	dd16      	ble.n	80068b2 <_strtod_l+0x732>
 8006884:	4629      	mov	r1, r5
 8006886:	9805      	ldr	r0, [sp, #20]
 8006888:	461a      	mov	r2, r3
 800688a:	f002 fce5 	bl	8009258 <__pow5mult>
 800688e:	4605      	mov	r5, r0
 8006890:	2800      	cmp	r0, #0
 8006892:	d0b5      	beq.n	8006800 <_strtod_l+0x680>
 8006894:	4601      	mov	r1, r0
 8006896:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006898:	9805      	ldr	r0, [sp, #20]
 800689a:	f002 fc3b 	bl	8009114 <__multiply>
 800689e:	900f      	str	r0, [sp, #60]	@ 0x3c
 80068a0:	2800      	cmp	r0, #0
 80068a2:	f43f ae87 	beq.w	80065b4 <_strtod_l+0x434>
 80068a6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80068a8:	9805      	ldr	r0, [sp, #20]
 80068aa:	f002 fb1f 	bl	8008eec <_Bfree>
 80068ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068b0:	9312      	str	r3, [sp, #72]	@ 0x48
 80068b2:	2f00      	cmp	r7, #0
 80068b4:	dc1b      	bgt.n	80068ee <_strtod_l+0x76e>
 80068b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	dd21      	ble.n	8006900 <_strtod_l+0x780>
 80068bc:	4631      	mov	r1, r6
 80068be:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80068c0:	9805      	ldr	r0, [sp, #20]
 80068c2:	f002 fcc9 	bl	8009258 <__pow5mult>
 80068c6:	4606      	mov	r6, r0
 80068c8:	b9d0      	cbnz	r0, 8006900 <_strtod_l+0x780>
 80068ca:	2600      	movs	r6, #0
 80068cc:	e672      	b.n	80065b4 <_strtod_l+0x434>
 80068ce:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80068d2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80068d6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80068da:	37e2      	adds	r7, #226	@ 0xe2
 80068dc:	fa02 f107 	lsl.w	r1, r2, r7
 80068e0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80068e2:	920c      	str	r2, [sp, #48]	@ 0x30
 80068e4:	e7b8      	b.n	8006858 <_strtod_l+0x6d8>
 80068e6:	2200      	movs	r2, #0
 80068e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80068ea:	2201      	movs	r2, #1
 80068ec:	e7f9      	b.n	80068e2 <_strtod_l+0x762>
 80068ee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80068f0:	9805      	ldr	r0, [sp, #20]
 80068f2:	463a      	mov	r2, r7
 80068f4:	f002 fd0a 	bl	800930c <__lshift>
 80068f8:	9012      	str	r0, [sp, #72]	@ 0x48
 80068fa:	2800      	cmp	r0, #0
 80068fc:	d1db      	bne.n	80068b6 <_strtod_l+0x736>
 80068fe:	e659      	b.n	80065b4 <_strtod_l+0x434>
 8006900:	f1b8 0f00 	cmp.w	r8, #0
 8006904:	dd07      	ble.n	8006916 <_strtod_l+0x796>
 8006906:	4631      	mov	r1, r6
 8006908:	9805      	ldr	r0, [sp, #20]
 800690a:	4642      	mov	r2, r8
 800690c:	f002 fcfe 	bl	800930c <__lshift>
 8006910:	4606      	mov	r6, r0
 8006912:	2800      	cmp	r0, #0
 8006914:	d0d9      	beq.n	80068ca <_strtod_l+0x74a>
 8006916:	f1b9 0f00 	cmp.w	r9, #0
 800691a:	dd08      	ble.n	800692e <_strtod_l+0x7ae>
 800691c:	4629      	mov	r1, r5
 800691e:	9805      	ldr	r0, [sp, #20]
 8006920:	464a      	mov	r2, r9
 8006922:	f002 fcf3 	bl	800930c <__lshift>
 8006926:	4605      	mov	r5, r0
 8006928:	2800      	cmp	r0, #0
 800692a:	f43f ae43 	beq.w	80065b4 <_strtod_l+0x434>
 800692e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006930:	9805      	ldr	r0, [sp, #20]
 8006932:	4632      	mov	r2, r6
 8006934:	f002 fd72 	bl	800941c <__mdiff>
 8006938:	4604      	mov	r4, r0
 800693a:	2800      	cmp	r0, #0
 800693c:	f43f ae3a 	beq.w	80065b4 <_strtod_l+0x434>
 8006940:	2300      	movs	r3, #0
 8006942:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8006946:	60c3      	str	r3, [r0, #12]
 8006948:	4629      	mov	r1, r5
 800694a:	f002 fd4b 	bl	80093e4 <__mcmp>
 800694e:	2800      	cmp	r0, #0
 8006950:	da4c      	bge.n	80069ec <_strtod_l+0x86c>
 8006952:	ea58 080a 	orrs.w	r8, r8, sl
 8006956:	d172      	bne.n	8006a3e <_strtod_l+0x8be>
 8006958:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800695c:	2b00      	cmp	r3, #0
 800695e:	d16e      	bne.n	8006a3e <_strtod_l+0x8be>
 8006960:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006964:	0d1b      	lsrs	r3, r3, #20
 8006966:	051b      	lsls	r3, r3, #20
 8006968:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800696c:	d967      	bls.n	8006a3e <_strtod_l+0x8be>
 800696e:	6963      	ldr	r3, [r4, #20]
 8006970:	b913      	cbnz	r3, 8006978 <_strtod_l+0x7f8>
 8006972:	6923      	ldr	r3, [r4, #16]
 8006974:	2b01      	cmp	r3, #1
 8006976:	dd62      	ble.n	8006a3e <_strtod_l+0x8be>
 8006978:	4621      	mov	r1, r4
 800697a:	2201      	movs	r2, #1
 800697c:	9805      	ldr	r0, [sp, #20]
 800697e:	f002 fcc5 	bl	800930c <__lshift>
 8006982:	4629      	mov	r1, r5
 8006984:	4604      	mov	r4, r0
 8006986:	f002 fd2d 	bl	80093e4 <__mcmp>
 800698a:	2800      	cmp	r0, #0
 800698c:	dd57      	ble.n	8006a3e <_strtod_l+0x8be>
 800698e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006992:	9a06      	ldr	r2, [sp, #24]
 8006994:	0d1b      	lsrs	r3, r3, #20
 8006996:	051b      	lsls	r3, r3, #20
 8006998:	2a00      	cmp	r2, #0
 800699a:	d06e      	beq.n	8006a7a <_strtod_l+0x8fa>
 800699c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80069a0:	d86b      	bhi.n	8006a7a <_strtod_l+0x8fa>
 80069a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80069a6:	f67f ae99 	bls.w	80066dc <_strtod_l+0x55c>
 80069aa:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80069d8 <_strtod_l+0x858>
 80069ae:	ec4b ab16 	vmov	d6, sl, fp
 80069b2:	4b0d      	ldr	r3, [pc, #52]	@ (80069e8 <_strtod_l+0x868>)
 80069b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80069b8:	ee17 2a90 	vmov	r2, s15
 80069bc:	4013      	ands	r3, r2
 80069be:	ec5b ab17 	vmov	sl, fp, d7
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f47f ae01 	bne.w	80065ca <_strtod_l+0x44a>
 80069c8:	9a05      	ldr	r2, [sp, #20]
 80069ca:	2322      	movs	r3, #34	@ 0x22
 80069cc:	6013      	str	r3, [r2, #0]
 80069ce:	e5fc      	b.n	80065ca <_strtod_l+0x44a>
 80069d0:	ffc00000 	.word	0xffc00000
 80069d4:	41dfffff 	.word	0x41dfffff
 80069d8:	00000000 	.word	0x00000000
 80069dc:	39500000 	.word	0x39500000
 80069e0:	0800a5e8 	.word	0x0800a5e8
 80069e4:	fffffc02 	.word	0xfffffc02
 80069e8:	7ff00000 	.word	0x7ff00000
 80069ec:	46d9      	mov	r9, fp
 80069ee:	d15d      	bne.n	8006aac <_strtod_l+0x92c>
 80069f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069f4:	f1b8 0f00 	cmp.w	r8, #0
 80069f8:	d02a      	beq.n	8006a50 <_strtod_l+0x8d0>
 80069fa:	4aa9      	ldr	r2, [pc, #676]	@ (8006ca0 <_strtod_l+0xb20>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d12a      	bne.n	8006a56 <_strtod_l+0x8d6>
 8006a00:	9b06      	ldr	r3, [sp, #24]
 8006a02:	4652      	mov	r2, sl
 8006a04:	b1fb      	cbz	r3, 8006a46 <_strtod_l+0x8c6>
 8006a06:	4ba7      	ldr	r3, [pc, #668]	@ (8006ca4 <_strtod_l+0xb24>)
 8006a08:	ea0b 0303 	and.w	r3, fp, r3
 8006a0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006a10:	f04f 31ff 	mov.w	r1, #4294967295
 8006a14:	d81a      	bhi.n	8006a4c <_strtod_l+0x8cc>
 8006a16:	0d1b      	lsrs	r3, r3, #20
 8006a18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d118      	bne.n	8006a56 <_strtod_l+0x8d6>
 8006a24:	4ba0      	ldr	r3, [pc, #640]	@ (8006ca8 <_strtod_l+0xb28>)
 8006a26:	4599      	cmp	r9, r3
 8006a28:	d102      	bne.n	8006a30 <_strtod_l+0x8b0>
 8006a2a:	3201      	adds	r2, #1
 8006a2c:	f43f adc2 	beq.w	80065b4 <_strtod_l+0x434>
 8006a30:	4b9c      	ldr	r3, [pc, #624]	@ (8006ca4 <_strtod_l+0xb24>)
 8006a32:	ea09 0303 	and.w	r3, r9, r3
 8006a36:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8006a3a:	f04f 0a00 	mov.w	sl, #0
 8006a3e:	9b06      	ldr	r3, [sp, #24]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1b2      	bne.n	80069aa <_strtod_l+0x82a>
 8006a44:	e5c1      	b.n	80065ca <_strtod_l+0x44a>
 8006a46:	f04f 33ff 	mov.w	r3, #4294967295
 8006a4a:	e7e9      	b.n	8006a20 <_strtod_l+0x8a0>
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	e7e7      	b.n	8006a20 <_strtod_l+0x8a0>
 8006a50:	ea53 030a 	orrs.w	r3, r3, sl
 8006a54:	d09b      	beq.n	800698e <_strtod_l+0x80e>
 8006a56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a58:	b1c3      	cbz	r3, 8006a8c <_strtod_l+0x90c>
 8006a5a:	ea13 0f09 	tst.w	r3, r9
 8006a5e:	d0ee      	beq.n	8006a3e <_strtod_l+0x8be>
 8006a60:	9a06      	ldr	r2, [sp, #24]
 8006a62:	4650      	mov	r0, sl
 8006a64:	4659      	mov	r1, fp
 8006a66:	f1b8 0f00 	cmp.w	r8, #0
 8006a6a:	d013      	beq.n	8006a94 <_strtod_l+0x914>
 8006a6c:	f7ff fb6d 	bl	800614a <sulp>
 8006a70:	ee39 7b00 	vadd.f64	d7, d9, d0
 8006a74:	ec5b ab17 	vmov	sl, fp, d7
 8006a78:	e7e1      	b.n	8006a3e <_strtod_l+0x8be>
 8006a7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006a7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006a82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006a86:	f04f 3aff 	mov.w	sl, #4294967295
 8006a8a:	e7d8      	b.n	8006a3e <_strtod_l+0x8be>
 8006a8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a8e:	ea13 0f0a 	tst.w	r3, sl
 8006a92:	e7e4      	b.n	8006a5e <_strtod_l+0x8de>
 8006a94:	f7ff fb59 	bl	800614a <sulp>
 8006a98:	ee39 0b40 	vsub.f64	d0, d9, d0
 8006a9c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa4:	ec5b ab10 	vmov	sl, fp, d0
 8006aa8:	d1c9      	bne.n	8006a3e <_strtod_l+0x8be>
 8006aaa:	e617      	b.n	80066dc <_strtod_l+0x55c>
 8006aac:	4629      	mov	r1, r5
 8006aae:	4620      	mov	r0, r4
 8006ab0:	f002 fe10 	bl	80096d4 <__ratio>
 8006ab4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8006ab8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ac0:	d85d      	bhi.n	8006b7e <_strtod_l+0x9fe>
 8006ac2:	f1b8 0f00 	cmp.w	r8, #0
 8006ac6:	d164      	bne.n	8006b92 <_strtod_l+0xa12>
 8006ac8:	f1ba 0f00 	cmp.w	sl, #0
 8006acc:	d14b      	bne.n	8006b66 <_strtod_l+0x9e6>
 8006ace:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ad2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d160      	bne.n	8006b9c <_strtod_l+0xa1c>
 8006ada:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8006ade:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8006ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ae6:	d401      	bmi.n	8006aec <_strtod_l+0x96c>
 8006ae8:	ee20 8b08 	vmul.f64	d8, d0, d8
 8006aec:	eeb1 ab48 	vneg.f64	d10, d8
 8006af0:	486c      	ldr	r0, [pc, #432]	@ (8006ca4 <_strtod_l+0xb24>)
 8006af2:	496e      	ldr	r1, [pc, #440]	@ (8006cac <_strtod_l+0xb2c>)
 8006af4:	ea09 0700 	and.w	r7, r9, r0
 8006af8:	428f      	cmp	r7, r1
 8006afa:	ec53 2b1a 	vmov	r2, r3, d10
 8006afe:	d17d      	bne.n	8006bfc <_strtod_l+0xa7c>
 8006b00:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8006b04:	ec4b ab1c 	vmov	d12, sl, fp
 8006b08:	eeb0 0b4c 	vmov.f64	d0, d12
 8006b0c:	f002 fd1a 	bl	8009544 <__ulp>
 8006b10:	4864      	ldr	r0, [pc, #400]	@ (8006ca4 <_strtod_l+0xb24>)
 8006b12:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8006b16:	ee1c 3a90 	vmov	r3, s25
 8006b1a:	4a65      	ldr	r2, [pc, #404]	@ (8006cb0 <_strtod_l+0xb30>)
 8006b1c:	ea03 0100 	and.w	r1, r3, r0
 8006b20:	4291      	cmp	r1, r2
 8006b22:	ec5b ab1c 	vmov	sl, fp, d12
 8006b26:	d93c      	bls.n	8006ba2 <_strtod_l+0xa22>
 8006b28:	ee19 2a90 	vmov	r2, s19
 8006b2c:	4b5e      	ldr	r3, [pc, #376]	@ (8006ca8 <_strtod_l+0xb28>)
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d104      	bne.n	8006b3c <_strtod_l+0x9bc>
 8006b32:	ee19 3a10 	vmov	r3, s18
 8006b36:	3301      	adds	r3, #1
 8006b38:	f43f ad3c 	beq.w	80065b4 <_strtod_l+0x434>
 8006b3c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8006ca8 <_strtod_l+0xb28>
 8006b40:	f04f 3aff 	mov.w	sl, #4294967295
 8006b44:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006b46:	9805      	ldr	r0, [sp, #20]
 8006b48:	f002 f9d0 	bl	8008eec <_Bfree>
 8006b4c:	9805      	ldr	r0, [sp, #20]
 8006b4e:	4631      	mov	r1, r6
 8006b50:	f002 f9cc 	bl	8008eec <_Bfree>
 8006b54:	9805      	ldr	r0, [sp, #20]
 8006b56:	4629      	mov	r1, r5
 8006b58:	f002 f9c8 	bl	8008eec <_Bfree>
 8006b5c:	9805      	ldr	r0, [sp, #20]
 8006b5e:	4621      	mov	r1, r4
 8006b60:	f002 f9c4 	bl	8008eec <_Bfree>
 8006b64:	e627      	b.n	80067b6 <_strtod_l+0x636>
 8006b66:	f1ba 0f01 	cmp.w	sl, #1
 8006b6a:	d103      	bne.n	8006b74 <_strtod_l+0x9f4>
 8006b6c:	f1bb 0f00 	cmp.w	fp, #0
 8006b70:	f43f adb4 	beq.w	80066dc <_strtod_l+0x55c>
 8006b74:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8006b78:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8006b7c:	e7b8      	b.n	8006af0 <_strtod_l+0x970>
 8006b7e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8006b82:	ee20 8b08 	vmul.f64	d8, d0, d8
 8006b86:	f1b8 0f00 	cmp.w	r8, #0
 8006b8a:	d0af      	beq.n	8006aec <_strtod_l+0x96c>
 8006b8c:	eeb0 ab48 	vmov.f64	d10, d8
 8006b90:	e7ae      	b.n	8006af0 <_strtod_l+0x970>
 8006b92:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8006b96:	eeb0 8b4a 	vmov.f64	d8, d10
 8006b9a:	e7a9      	b.n	8006af0 <_strtod_l+0x970>
 8006b9c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8006ba0:	e7a6      	b.n	8006af0 <_strtod_l+0x970>
 8006ba2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006ba6:	9b06      	ldr	r3, [sp, #24]
 8006ba8:	46d9      	mov	r9, fp
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1ca      	bne.n	8006b44 <_strtod_l+0x9c4>
 8006bae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006bb2:	0d1b      	lsrs	r3, r3, #20
 8006bb4:	051b      	lsls	r3, r3, #20
 8006bb6:	429f      	cmp	r7, r3
 8006bb8:	d1c4      	bne.n	8006b44 <_strtod_l+0x9c4>
 8006bba:	ec51 0b18 	vmov	r0, r1, d8
 8006bbe:	f7f9 fdbb 	bl	8000738 <__aeabi_d2lz>
 8006bc2:	f7f9 fd73 	bl	80006ac <__aeabi_l2d>
 8006bc6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8006bca:	ec41 0b17 	vmov	d7, r0, r1
 8006bce:	ea49 090a 	orr.w	r9, r9, sl
 8006bd2:	ea59 0908 	orrs.w	r9, r9, r8
 8006bd6:	ee38 8b47 	vsub.f64	d8, d8, d7
 8006bda:	d03c      	beq.n	8006c56 <_strtod_l+0xad6>
 8006bdc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8006c88 <_strtod_l+0xb08>
 8006be0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006be8:	f53f acef 	bmi.w	80065ca <_strtod_l+0x44a>
 8006bec:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8006c90 <_strtod_l+0xb10>
 8006bf0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bf8:	dda4      	ble.n	8006b44 <_strtod_l+0x9c4>
 8006bfa:	e4e6      	b.n	80065ca <_strtod_l+0x44a>
 8006bfc:	9906      	ldr	r1, [sp, #24]
 8006bfe:	b1e1      	cbz	r1, 8006c3a <_strtod_l+0xaba>
 8006c00:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8006c04:	d819      	bhi.n	8006c3a <_strtod_l+0xaba>
 8006c06:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8006c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c0e:	d811      	bhi.n	8006c34 <_strtod_l+0xab4>
 8006c10:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8006c14:	ee18 3a10 	vmov	r3, s16
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	bf38      	it	cc
 8006c1c:	2301      	movcc	r3, #1
 8006c1e:	ee08 3a10 	vmov	s16, r3
 8006c22:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8006c26:	f1b8 0f00 	cmp.w	r8, #0
 8006c2a:	d111      	bne.n	8006c50 <_strtod_l+0xad0>
 8006c2c:	eeb1 7b48 	vneg.f64	d7, d8
 8006c30:	ec53 2b17 	vmov	r2, r3, d7
 8006c34:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8006c38:	1bcb      	subs	r3, r1, r7
 8006c3a:	eeb0 0b49 	vmov.f64	d0, d9
 8006c3e:	ec43 2b1a 	vmov	d10, r2, r3
 8006c42:	f002 fc7f 	bl	8009544 <__ulp>
 8006c46:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8006c4a:	ec5b ab19 	vmov	sl, fp, d9
 8006c4e:	e7aa      	b.n	8006ba6 <_strtod_l+0xa26>
 8006c50:	eeb0 7b48 	vmov.f64	d7, d8
 8006c54:	e7ec      	b.n	8006c30 <_strtod_l+0xab0>
 8006c56:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8006c98 <_strtod_l+0xb18>
 8006c5a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c62:	f57f af6f 	bpl.w	8006b44 <_strtod_l+0x9c4>
 8006c66:	e4b0      	b.n	80065ca <_strtod_l+0x44a>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	9308      	str	r3, [sp, #32]
 8006c6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c6e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c70:	6013      	str	r3, [r2, #0]
 8006c72:	f7ff bac4 	b.w	80061fe <_strtod_l+0x7e>
 8006c76:	2a65      	cmp	r2, #101	@ 0x65
 8006c78:	f43f abbf 	beq.w	80063fa <_strtod_l+0x27a>
 8006c7c:	2a45      	cmp	r2, #69	@ 0x45
 8006c7e:	f43f abbc 	beq.w	80063fa <_strtod_l+0x27a>
 8006c82:	2101      	movs	r1, #1
 8006c84:	f7ff bbf4 	b.w	8006470 <_strtod_l+0x2f0>
 8006c88:	94a03595 	.word	0x94a03595
 8006c8c:	3fdfffff 	.word	0x3fdfffff
 8006c90:	35afe535 	.word	0x35afe535
 8006c94:	3fe00000 	.word	0x3fe00000
 8006c98:	94a03595 	.word	0x94a03595
 8006c9c:	3fcfffff 	.word	0x3fcfffff
 8006ca0:	000fffff 	.word	0x000fffff
 8006ca4:	7ff00000 	.word	0x7ff00000
 8006ca8:	7fefffff 	.word	0x7fefffff
 8006cac:	7fe00000 	.word	0x7fe00000
 8006cb0:	7c9fffff 	.word	0x7c9fffff

08006cb4 <strtod>:
 8006cb4:	460a      	mov	r2, r1
 8006cb6:	4601      	mov	r1, r0
 8006cb8:	4802      	ldr	r0, [pc, #8]	@ (8006cc4 <strtod+0x10>)
 8006cba:	4b03      	ldr	r3, [pc, #12]	@ (8006cc8 <strtod+0x14>)
 8006cbc:	6800      	ldr	r0, [r0, #0]
 8006cbe:	f7ff ba5f 	b.w	8006180 <_strtod_l>
 8006cc2:	bf00      	nop
 8006cc4:	24000188 	.word	0x24000188
 8006cc8:	2400001c 	.word	0x2400001c

08006ccc <_strtol_l.isra.0>:
 8006ccc:	2b24      	cmp	r3, #36	@ 0x24
 8006cce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd2:	4686      	mov	lr, r0
 8006cd4:	4690      	mov	r8, r2
 8006cd6:	d801      	bhi.n	8006cdc <_strtol_l.isra.0+0x10>
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d106      	bne.n	8006cea <_strtol_l.isra.0+0x1e>
 8006cdc:	f000 fe50 	bl	8007980 <__errno>
 8006ce0:	2316      	movs	r3, #22
 8006ce2:	6003      	str	r3, [r0, #0]
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cea:	4834      	ldr	r0, [pc, #208]	@ (8006dbc <_strtol_l.isra.0+0xf0>)
 8006cec:	460d      	mov	r5, r1
 8006cee:	462a      	mov	r2, r5
 8006cf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006cf4:	5d06      	ldrb	r6, [r0, r4]
 8006cf6:	f016 0608 	ands.w	r6, r6, #8
 8006cfa:	d1f8      	bne.n	8006cee <_strtol_l.isra.0+0x22>
 8006cfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8006cfe:	d110      	bne.n	8006d22 <_strtol_l.isra.0+0x56>
 8006d00:	782c      	ldrb	r4, [r5, #0]
 8006d02:	2601      	movs	r6, #1
 8006d04:	1c95      	adds	r5, r2, #2
 8006d06:	f033 0210 	bics.w	r2, r3, #16
 8006d0a:	d115      	bne.n	8006d38 <_strtol_l.isra.0+0x6c>
 8006d0c:	2c30      	cmp	r4, #48	@ 0x30
 8006d0e:	d10d      	bne.n	8006d2c <_strtol_l.isra.0+0x60>
 8006d10:	782a      	ldrb	r2, [r5, #0]
 8006d12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006d16:	2a58      	cmp	r2, #88	@ 0x58
 8006d18:	d108      	bne.n	8006d2c <_strtol_l.isra.0+0x60>
 8006d1a:	786c      	ldrb	r4, [r5, #1]
 8006d1c:	3502      	adds	r5, #2
 8006d1e:	2310      	movs	r3, #16
 8006d20:	e00a      	b.n	8006d38 <_strtol_l.isra.0+0x6c>
 8006d22:	2c2b      	cmp	r4, #43	@ 0x2b
 8006d24:	bf04      	itt	eq
 8006d26:	782c      	ldrbeq	r4, [r5, #0]
 8006d28:	1c95      	addeq	r5, r2, #2
 8006d2a:	e7ec      	b.n	8006d06 <_strtol_l.isra.0+0x3a>
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1f6      	bne.n	8006d1e <_strtol_l.isra.0+0x52>
 8006d30:	2c30      	cmp	r4, #48	@ 0x30
 8006d32:	bf14      	ite	ne
 8006d34:	230a      	movne	r3, #10
 8006d36:	2308      	moveq	r3, #8
 8006d38:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006d3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006d40:	2200      	movs	r2, #0
 8006d42:	fbbc f9f3 	udiv	r9, ip, r3
 8006d46:	4610      	mov	r0, r2
 8006d48:	fb03 ca19 	mls	sl, r3, r9, ip
 8006d4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006d50:	2f09      	cmp	r7, #9
 8006d52:	d80f      	bhi.n	8006d74 <_strtol_l.isra.0+0xa8>
 8006d54:	463c      	mov	r4, r7
 8006d56:	42a3      	cmp	r3, r4
 8006d58:	dd1b      	ble.n	8006d92 <_strtol_l.isra.0+0xc6>
 8006d5a:	1c57      	adds	r7, r2, #1
 8006d5c:	d007      	beq.n	8006d6e <_strtol_l.isra.0+0xa2>
 8006d5e:	4581      	cmp	r9, r0
 8006d60:	d314      	bcc.n	8006d8c <_strtol_l.isra.0+0xc0>
 8006d62:	d101      	bne.n	8006d68 <_strtol_l.isra.0+0x9c>
 8006d64:	45a2      	cmp	sl, r4
 8006d66:	db11      	blt.n	8006d8c <_strtol_l.isra.0+0xc0>
 8006d68:	fb00 4003 	mla	r0, r0, r3, r4
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006d72:	e7eb      	b.n	8006d4c <_strtol_l.isra.0+0x80>
 8006d74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006d78:	2f19      	cmp	r7, #25
 8006d7a:	d801      	bhi.n	8006d80 <_strtol_l.isra.0+0xb4>
 8006d7c:	3c37      	subs	r4, #55	@ 0x37
 8006d7e:	e7ea      	b.n	8006d56 <_strtol_l.isra.0+0x8a>
 8006d80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006d84:	2f19      	cmp	r7, #25
 8006d86:	d804      	bhi.n	8006d92 <_strtol_l.isra.0+0xc6>
 8006d88:	3c57      	subs	r4, #87	@ 0x57
 8006d8a:	e7e4      	b.n	8006d56 <_strtol_l.isra.0+0x8a>
 8006d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d90:	e7ed      	b.n	8006d6e <_strtol_l.isra.0+0xa2>
 8006d92:	1c53      	adds	r3, r2, #1
 8006d94:	d108      	bne.n	8006da8 <_strtol_l.isra.0+0xdc>
 8006d96:	2322      	movs	r3, #34	@ 0x22
 8006d98:	f8ce 3000 	str.w	r3, [lr]
 8006d9c:	4660      	mov	r0, ip
 8006d9e:	f1b8 0f00 	cmp.w	r8, #0
 8006da2:	d0a0      	beq.n	8006ce6 <_strtol_l.isra.0+0x1a>
 8006da4:	1e69      	subs	r1, r5, #1
 8006da6:	e006      	b.n	8006db6 <_strtol_l.isra.0+0xea>
 8006da8:	b106      	cbz	r6, 8006dac <_strtol_l.isra.0+0xe0>
 8006daa:	4240      	negs	r0, r0
 8006dac:	f1b8 0f00 	cmp.w	r8, #0
 8006db0:	d099      	beq.n	8006ce6 <_strtol_l.isra.0+0x1a>
 8006db2:	2a00      	cmp	r2, #0
 8006db4:	d1f6      	bne.n	8006da4 <_strtol_l.isra.0+0xd8>
 8006db6:	f8c8 1000 	str.w	r1, [r8]
 8006dba:	e794      	b.n	8006ce6 <_strtol_l.isra.0+0x1a>
 8006dbc:	0800a611 	.word	0x0800a611

08006dc0 <strtol>:
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	460a      	mov	r2, r1
 8006dc4:	4601      	mov	r1, r0
 8006dc6:	4802      	ldr	r0, [pc, #8]	@ (8006dd0 <strtol+0x10>)
 8006dc8:	6800      	ldr	r0, [r0, #0]
 8006dca:	f7ff bf7f 	b.w	8006ccc <_strtol_l.isra.0>
 8006dce:	bf00      	nop
 8006dd0:	24000188 	.word	0x24000188

08006dd4 <__cvt>:
 8006dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dd6:	ed2d 8b02 	vpush	{d8}
 8006dda:	eeb0 8b40 	vmov.f64	d8, d0
 8006dde:	b085      	sub	sp, #20
 8006de0:	4617      	mov	r7, r2
 8006de2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006de4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006de6:	ee18 2a90 	vmov	r2, s17
 8006dea:	f025 0520 	bic.w	r5, r5, #32
 8006dee:	2a00      	cmp	r2, #0
 8006df0:	bfb6      	itet	lt
 8006df2:	222d      	movlt	r2, #45	@ 0x2d
 8006df4:	2200      	movge	r2, #0
 8006df6:	eeb1 8b40 	vneglt.f64	d8, d0
 8006dfa:	2d46      	cmp	r5, #70	@ 0x46
 8006dfc:	460c      	mov	r4, r1
 8006dfe:	701a      	strb	r2, [r3, #0]
 8006e00:	d004      	beq.n	8006e0c <__cvt+0x38>
 8006e02:	2d45      	cmp	r5, #69	@ 0x45
 8006e04:	d100      	bne.n	8006e08 <__cvt+0x34>
 8006e06:	3401      	adds	r4, #1
 8006e08:	2102      	movs	r1, #2
 8006e0a:	e000      	b.n	8006e0e <__cvt+0x3a>
 8006e0c:	2103      	movs	r1, #3
 8006e0e:	ab03      	add	r3, sp, #12
 8006e10:	9301      	str	r3, [sp, #4]
 8006e12:	ab02      	add	r3, sp, #8
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	4622      	mov	r2, r4
 8006e18:	4633      	mov	r3, r6
 8006e1a:	eeb0 0b48 	vmov.f64	d0, d8
 8006e1e:	f000 fe7b 	bl	8007b18 <_dtoa_r>
 8006e22:	2d47      	cmp	r5, #71	@ 0x47
 8006e24:	d114      	bne.n	8006e50 <__cvt+0x7c>
 8006e26:	07fb      	lsls	r3, r7, #31
 8006e28:	d50a      	bpl.n	8006e40 <__cvt+0x6c>
 8006e2a:	1902      	adds	r2, r0, r4
 8006e2c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e34:	bf08      	it	eq
 8006e36:	9203      	streq	r2, [sp, #12]
 8006e38:	2130      	movs	r1, #48	@ 0x30
 8006e3a:	9b03      	ldr	r3, [sp, #12]
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d319      	bcc.n	8006e74 <__cvt+0xa0>
 8006e40:	9b03      	ldr	r3, [sp, #12]
 8006e42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e44:	1a1b      	subs	r3, r3, r0
 8006e46:	6013      	str	r3, [r2, #0]
 8006e48:	b005      	add	sp, #20
 8006e4a:	ecbd 8b02 	vpop	{d8}
 8006e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e50:	2d46      	cmp	r5, #70	@ 0x46
 8006e52:	eb00 0204 	add.w	r2, r0, r4
 8006e56:	d1e9      	bne.n	8006e2c <__cvt+0x58>
 8006e58:	7803      	ldrb	r3, [r0, #0]
 8006e5a:	2b30      	cmp	r3, #48	@ 0x30
 8006e5c:	d107      	bne.n	8006e6e <__cvt+0x9a>
 8006e5e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e66:	bf1c      	itt	ne
 8006e68:	f1c4 0401 	rsbne	r4, r4, #1
 8006e6c:	6034      	strne	r4, [r6, #0]
 8006e6e:	6833      	ldr	r3, [r6, #0]
 8006e70:	441a      	add	r2, r3
 8006e72:	e7db      	b.n	8006e2c <__cvt+0x58>
 8006e74:	1c5c      	adds	r4, r3, #1
 8006e76:	9403      	str	r4, [sp, #12]
 8006e78:	7019      	strb	r1, [r3, #0]
 8006e7a:	e7de      	b.n	8006e3a <__cvt+0x66>

08006e7c <__exponent>:
 8006e7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e7e:	2900      	cmp	r1, #0
 8006e80:	bfba      	itte	lt
 8006e82:	4249      	neglt	r1, r1
 8006e84:	232d      	movlt	r3, #45	@ 0x2d
 8006e86:	232b      	movge	r3, #43	@ 0x2b
 8006e88:	2909      	cmp	r1, #9
 8006e8a:	7002      	strb	r2, [r0, #0]
 8006e8c:	7043      	strb	r3, [r0, #1]
 8006e8e:	dd29      	ble.n	8006ee4 <__exponent+0x68>
 8006e90:	f10d 0307 	add.w	r3, sp, #7
 8006e94:	461d      	mov	r5, r3
 8006e96:	270a      	movs	r7, #10
 8006e98:	461a      	mov	r2, r3
 8006e9a:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e9e:	fb07 1416 	mls	r4, r7, r6, r1
 8006ea2:	3430      	adds	r4, #48	@ 0x30
 8006ea4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	2c63      	cmp	r4, #99	@ 0x63
 8006eac:	f103 33ff 	add.w	r3, r3, #4294967295
 8006eb0:	4631      	mov	r1, r6
 8006eb2:	dcf1      	bgt.n	8006e98 <__exponent+0x1c>
 8006eb4:	3130      	adds	r1, #48	@ 0x30
 8006eb6:	1e94      	subs	r4, r2, #2
 8006eb8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ebc:	1c41      	adds	r1, r0, #1
 8006ebe:	4623      	mov	r3, r4
 8006ec0:	42ab      	cmp	r3, r5
 8006ec2:	d30a      	bcc.n	8006eda <__exponent+0x5e>
 8006ec4:	f10d 0309 	add.w	r3, sp, #9
 8006ec8:	1a9b      	subs	r3, r3, r2
 8006eca:	42ac      	cmp	r4, r5
 8006ecc:	bf88      	it	hi
 8006ece:	2300      	movhi	r3, #0
 8006ed0:	3302      	adds	r3, #2
 8006ed2:	4403      	add	r3, r0
 8006ed4:	1a18      	subs	r0, r3, r0
 8006ed6:	b003      	add	sp, #12
 8006ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eda:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006ede:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006ee2:	e7ed      	b.n	8006ec0 <__exponent+0x44>
 8006ee4:	2330      	movs	r3, #48	@ 0x30
 8006ee6:	3130      	adds	r1, #48	@ 0x30
 8006ee8:	7083      	strb	r3, [r0, #2]
 8006eea:	70c1      	strb	r1, [r0, #3]
 8006eec:	1d03      	adds	r3, r0, #4
 8006eee:	e7f1      	b.n	8006ed4 <__exponent+0x58>

08006ef0 <_printf_float>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	b08d      	sub	sp, #52	@ 0x34
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006efc:	4616      	mov	r6, r2
 8006efe:	461f      	mov	r7, r3
 8006f00:	4605      	mov	r5, r0
 8006f02:	f000 fcf3 	bl	80078ec <_localeconv_r>
 8006f06:	f8d0 b000 	ldr.w	fp, [r0]
 8006f0a:	4658      	mov	r0, fp
 8006f0c:	f7f9 fa38 	bl	8000380 <strlen>
 8006f10:	2300      	movs	r3, #0
 8006f12:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f14:	f8d8 3000 	ldr.w	r3, [r8]
 8006f18:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006f1c:	6822      	ldr	r2, [r4, #0]
 8006f1e:	9005      	str	r0, [sp, #20]
 8006f20:	3307      	adds	r3, #7
 8006f22:	f023 0307 	bic.w	r3, r3, #7
 8006f26:	f103 0108 	add.w	r1, r3, #8
 8006f2a:	f8c8 1000 	str.w	r1, [r8]
 8006f2e:	ed93 0b00 	vldr	d0, [r3]
 8006f32:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007190 <_printf_float+0x2a0>
 8006f36:	eeb0 7bc0 	vabs.f64	d7, d0
 8006f3a:	eeb4 7b46 	vcmp.f64	d7, d6
 8006f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f42:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8006f46:	dd24      	ble.n	8006f92 <_printf_float+0xa2>
 8006f48:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f50:	d502      	bpl.n	8006f58 <_printf_float+0x68>
 8006f52:	232d      	movs	r3, #45	@ 0x2d
 8006f54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f58:	498f      	ldr	r1, [pc, #572]	@ (8007198 <_printf_float+0x2a8>)
 8006f5a:	4b90      	ldr	r3, [pc, #576]	@ (800719c <_printf_float+0x2ac>)
 8006f5c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8006f60:	bf8c      	ite	hi
 8006f62:	4688      	movhi	r8, r1
 8006f64:	4698      	movls	r8, r3
 8006f66:	f022 0204 	bic.w	r2, r2, #4
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	6123      	str	r3, [r4, #16]
 8006f6e:	6022      	str	r2, [r4, #0]
 8006f70:	f04f 0a00 	mov.w	sl, #0
 8006f74:	9700      	str	r7, [sp, #0]
 8006f76:	4633      	mov	r3, r6
 8006f78:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	f000 f9d1 	bl	8007324 <_printf_common>
 8006f82:	3001      	adds	r0, #1
 8006f84:	f040 8089 	bne.w	800709a <_printf_float+0x1aa>
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8c:	b00d      	add	sp, #52	@ 0x34
 8006f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f92:	eeb4 0b40 	vcmp.f64	d0, d0
 8006f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f9a:	d709      	bvc.n	8006fb0 <_printf_float+0xc0>
 8006f9c:	ee10 3a90 	vmov	r3, s1
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	bfbc      	itt	lt
 8006fa4:	232d      	movlt	r3, #45	@ 0x2d
 8006fa6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006faa:	497d      	ldr	r1, [pc, #500]	@ (80071a0 <_printf_float+0x2b0>)
 8006fac:	4b7d      	ldr	r3, [pc, #500]	@ (80071a4 <_printf_float+0x2b4>)
 8006fae:	e7d5      	b.n	8006f5c <_printf_float+0x6c>
 8006fb0:	6863      	ldr	r3, [r4, #4]
 8006fb2:	1c59      	adds	r1, r3, #1
 8006fb4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006fb8:	d139      	bne.n	800702e <_printf_float+0x13e>
 8006fba:	2306      	movs	r3, #6
 8006fbc:	6063      	str	r3, [r4, #4]
 8006fbe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	6022      	str	r2, [r4, #0]
 8006fc6:	9303      	str	r3, [sp, #12]
 8006fc8:	ab0a      	add	r3, sp, #40	@ 0x28
 8006fca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006fce:	ab09      	add	r3, sp, #36	@ 0x24
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	6861      	ldr	r1, [r4, #4]
 8006fd4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006fd8:	4628      	mov	r0, r5
 8006fda:	f7ff fefb 	bl	8006dd4 <__cvt>
 8006fde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006fe2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fe4:	4680      	mov	r8, r0
 8006fe6:	d129      	bne.n	800703c <_printf_float+0x14c>
 8006fe8:	1cc8      	adds	r0, r1, #3
 8006fea:	db02      	blt.n	8006ff2 <_printf_float+0x102>
 8006fec:	6863      	ldr	r3, [r4, #4]
 8006fee:	4299      	cmp	r1, r3
 8006ff0:	dd41      	ble.n	8007076 <_printf_float+0x186>
 8006ff2:	f1a9 0902 	sub.w	r9, r9, #2
 8006ff6:	fa5f f989 	uxtb.w	r9, r9
 8006ffa:	3901      	subs	r1, #1
 8006ffc:	464a      	mov	r2, r9
 8006ffe:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007002:	9109      	str	r1, [sp, #36]	@ 0x24
 8007004:	f7ff ff3a 	bl	8006e7c <__exponent>
 8007008:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800700a:	1813      	adds	r3, r2, r0
 800700c:	2a01      	cmp	r2, #1
 800700e:	4682      	mov	sl, r0
 8007010:	6123      	str	r3, [r4, #16]
 8007012:	dc02      	bgt.n	800701a <_printf_float+0x12a>
 8007014:	6822      	ldr	r2, [r4, #0]
 8007016:	07d2      	lsls	r2, r2, #31
 8007018:	d501      	bpl.n	800701e <_printf_float+0x12e>
 800701a:	3301      	adds	r3, #1
 800701c:	6123      	str	r3, [r4, #16]
 800701e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007022:	2b00      	cmp	r3, #0
 8007024:	d0a6      	beq.n	8006f74 <_printf_float+0x84>
 8007026:	232d      	movs	r3, #45	@ 0x2d
 8007028:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800702c:	e7a2      	b.n	8006f74 <_printf_float+0x84>
 800702e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007032:	d1c4      	bne.n	8006fbe <_printf_float+0xce>
 8007034:	2b00      	cmp	r3, #0
 8007036:	d1c2      	bne.n	8006fbe <_printf_float+0xce>
 8007038:	2301      	movs	r3, #1
 800703a:	e7bf      	b.n	8006fbc <_printf_float+0xcc>
 800703c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007040:	d9db      	bls.n	8006ffa <_printf_float+0x10a>
 8007042:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007046:	d118      	bne.n	800707a <_printf_float+0x18a>
 8007048:	2900      	cmp	r1, #0
 800704a:	6863      	ldr	r3, [r4, #4]
 800704c:	dd0b      	ble.n	8007066 <_printf_float+0x176>
 800704e:	6121      	str	r1, [r4, #16]
 8007050:	b913      	cbnz	r3, 8007058 <_printf_float+0x168>
 8007052:	6822      	ldr	r2, [r4, #0]
 8007054:	07d0      	lsls	r0, r2, #31
 8007056:	d502      	bpl.n	800705e <_printf_float+0x16e>
 8007058:	3301      	adds	r3, #1
 800705a:	440b      	add	r3, r1
 800705c:	6123      	str	r3, [r4, #16]
 800705e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007060:	f04f 0a00 	mov.w	sl, #0
 8007064:	e7db      	b.n	800701e <_printf_float+0x12e>
 8007066:	b913      	cbnz	r3, 800706e <_printf_float+0x17e>
 8007068:	6822      	ldr	r2, [r4, #0]
 800706a:	07d2      	lsls	r2, r2, #31
 800706c:	d501      	bpl.n	8007072 <_printf_float+0x182>
 800706e:	3302      	adds	r3, #2
 8007070:	e7f4      	b.n	800705c <_printf_float+0x16c>
 8007072:	2301      	movs	r3, #1
 8007074:	e7f2      	b.n	800705c <_printf_float+0x16c>
 8007076:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800707a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800707c:	4299      	cmp	r1, r3
 800707e:	db05      	blt.n	800708c <_printf_float+0x19c>
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	6121      	str	r1, [r4, #16]
 8007084:	07d8      	lsls	r0, r3, #31
 8007086:	d5ea      	bpl.n	800705e <_printf_float+0x16e>
 8007088:	1c4b      	adds	r3, r1, #1
 800708a:	e7e7      	b.n	800705c <_printf_float+0x16c>
 800708c:	2900      	cmp	r1, #0
 800708e:	bfd4      	ite	le
 8007090:	f1c1 0202 	rsble	r2, r1, #2
 8007094:	2201      	movgt	r2, #1
 8007096:	4413      	add	r3, r2
 8007098:	e7e0      	b.n	800705c <_printf_float+0x16c>
 800709a:	6823      	ldr	r3, [r4, #0]
 800709c:	055a      	lsls	r2, r3, #21
 800709e:	d407      	bmi.n	80070b0 <_printf_float+0x1c0>
 80070a0:	6923      	ldr	r3, [r4, #16]
 80070a2:	4642      	mov	r2, r8
 80070a4:	4631      	mov	r1, r6
 80070a6:	4628      	mov	r0, r5
 80070a8:	47b8      	blx	r7
 80070aa:	3001      	adds	r0, #1
 80070ac:	d12a      	bne.n	8007104 <_printf_float+0x214>
 80070ae:	e76b      	b.n	8006f88 <_printf_float+0x98>
 80070b0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80070b4:	f240 80e0 	bls.w	8007278 <_printf_float+0x388>
 80070b8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80070bc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80070c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070c4:	d133      	bne.n	800712e <_printf_float+0x23e>
 80070c6:	4a38      	ldr	r2, [pc, #224]	@ (80071a8 <_printf_float+0x2b8>)
 80070c8:	2301      	movs	r3, #1
 80070ca:	4631      	mov	r1, r6
 80070cc:	4628      	mov	r0, r5
 80070ce:	47b8      	blx	r7
 80070d0:	3001      	adds	r0, #1
 80070d2:	f43f af59 	beq.w	8006f88 <_printf_float+0x98>
 80070d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80070da:	4543      	cmp	r3, r8
 80070dc:	db02      	blt.n	80070e4 <_printf_float+0x1f4>
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	07d8      	lsls	r0, r3, #31
 80070e2:	d50f      	bpl.n	8007104 <_printf_float+0x214>
 80070e4:	9b05      	ldr	r3, [sp, #20]
 80070e6:	465a      	mov	r2, fp
 80070e8:	4631      	mov	r1, r6
 80070ea:	4628      	mov	r0, r5
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	f43f af4a 	beq.w	8006f88 <_printf_float+0x98>
 80070f4:	f04f 0900 	mov.w	r9, #0
 80070f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80070fc:	f104 0a1a 	add.w	sl, r4, #26
 8007100:	45c8      	cmp	r8, r9
 8007102:	dc09      	bgt.n	8007118 <_printf_float+0x228>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	079b      	lsls	r3, r3, #30
 8007108:	f100 8107 	bmi.w	800731a <_printf_float+0x42a>
 800710c:	68e0      	ldr	r0, [r4, #12]
 800710e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007110:	4298      	cmp	r0, r3
 8007112:	bfb8      	it	lt
 8007114:	4618      	movlt	r0, r3
 8007116:	e739      	b.n	8006f8c <_printf_float+0x9c>
 8007118:	2301      	movs	r3, #1
 800711a:	4652      	mov	r2, sl
 800711c:	4631      	mov	r1, r6
 800711e:	4628      	mov	r0, r5
 8007120:	47b8      	blx	r7
 8007122:	3001      	adds	r0, #1
 8007124:	f43f af30 	beq.w	8006f88 <_printf_float+0x98>
 8007128:	f109 0901 	add.w	r9, r9, #1
 800712c:	e7e8      	b.n	8007100 <_printf_float+0x210>
 800712e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007130:	2b00      	cmp	r3, #0
 8007132:	dc3b      	bgt.n	80071ac <_printf_float+0x2bc>
 8007134:	4a1c      	ldr	r2, [pc, #112]	@ (80071a8 <_printf_float+0x2b8>)
 8007136:	2301      	movs	r3, #1
 8007138:	4631      	mov	r1, r6
 800713a:	4628      	mov	r0, r5
 800713c:	47b8      	blx	r7
 800713e:	3001      	adds	r0, #1
 8007140:	f43f af22 	beq.w	8006f88 <_printf_float+0x98>
 8007144:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007148:	ea59 0303 	orrs.w	r3, r9, r3
 800714c:	d102      	bne.n	8007154 <_printf_float+0x264>
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	07d9      	lsls	r1, r3, #31
 8007152:	d5d7      	bpl.n	8007104 <_printf_float+0x214>
 8007154:	9b05      	ldr	r3, [sp, #20]
 8007156:	465a      	mov	r2, fp
 8007158:	4631      	mov	r1, r6
 800715a:	4628      	mov	r0, r5
 800715c:	47b8      	blx	r7
 800715e:	3001      	adds	r0, #1
 8007160:	f43f af12 	beq.w	8006f88 <_printf_float+0x98>
 8007164:	f04f 0a00 	mov.w	sl, #0
 8007168:	f104 0b1a 	add.w	fp, r4, #26
 800716c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800716e:	425b      	negs	r3, r3
 8007170:	4553      	cmp	r3, sl
 8007172:	dc01      	bgt.n	8007178 <_printf_float+0x288>
 8007174:	464b      	mov	r3, r9
 8007176:	e794      	b.n	80070a2 <_printf_float+0x1b2>
 8007178:	2301      	movs	r3, #1
 800717a:	465a      	mov	r2, fp
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	47b8      	blx	r7
 8007182:	3001      	adds	r0, #1
 8007184:	f43f af00 	beq.w	8006f88 <_printf_float+0x98>
 8007188:	f10a 0a01 	add.w	sl, sl, #1
 800718c:	e7ee      	b.n	800716c <_printf_float+0x27c>
 800718e:	bf00      	nop
 8007190:	ffffffff 	.word	0xffffffff
 8007194:	7fefffff 	.word	0x7fefffff
 8007198:	0800a3f2 	.word	0x0800a3f2
 800719c:	0800a3ee 	.word	0x0800a3ee
 80071a0:	0800a3fa 	.word	0x0800a3fa
 80071a4:	0800a3f6 	.word	0x0800a3f6
 80071a8:	0800a3fe 	.word	0x0800a3fe
 80071ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80071b2:	4553      	cmp	r3, sl
 80071b4:	bfa8      	it	ge
 80071b6:	4653      	movge	r3, sl
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	4699      	mov	r9, r3
 80071bc:	dc37      	bgt.n	800722e <_printf_float+0x33e>
 80071be:	2300      	movs	r3, #0
 80071c0:	9307      	str	r3, [sp, #28]
 80071c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071c6:	f104 021a 	add.w	r2, r4, #26
 80071ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071cc:	9907      	ldr	r1, [sp, #28]
 80071ce:	9306      	str	r3, [sp, #24]
 80071d0:	eba3 0309 	sub.w	r3, r3, r9
 80071d4:	428b      	cmp	r3, r1
 80071d6:	dc31      	bgt.n	800723c <_printf_float+0x34c>
 80071d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071da:	459a      	cmp	sl, r3
 80071dc:	dc3b      	bgt.n	8007256 <_printf_float+0x366>
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	07da      	lsls	r2, r3, #31
 80071e2:	d438      	bmi.n	8007256 <_printf_float+0x366>
 80071e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e6:	ebaa 0903 	sub.w	r9, sl, r3
 80071ea:	9b06      	ldr	r3, [sp, #24]
 80071ec:	ebaa 0303 	sub.w	r3, sl, r3
 80071f0:	4599      	cmp	r9, r3
 80071f2:	bfa8      	it	ge
 80071f4:	4699      	movge	r9, r3
 80071f6:	f1b9 0f00 	cmp.w	r9, #0
 80071fa:	dc34      	bgt.n	8007266 <_printf_float+0x376>
 80071fc:	f04f 0800 	mov.w	r8, #0
 8007200:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007204:	f104 0b1a 	add.w	fp, r4, #26
 8007208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720a:	ebaa 0303 	sub.w	r3, sl, r3
 800720e:	eba3 0309 	sub.w	r3, r3, r9
 8007212:	4543      	cmp	r3, r8
 8007214:	f77f af76 	ble.w	8007104 <_printf_float+0x214>
 8007218:	2301      	movs	r3, #1
 800721a:	465a      	mov	r2, fp
 800721c:	4631      	mov	r1, r6
 800721e:	4628      	mov	r0, r5
 8007220:	47b8      	blx	r7
 8007222:	3001      	adds	r0, #1
 8007224:	f43f aeb0 	beq.w	8006f88 <_printf_float+0x98>
 8007228:	f108 0801 	add.w	r8, r8, #1
 800722c:	e7ec      	b.n	8007208 <_printf_float+0x318>
 800722e:	4642      	mov	r2, r8
 8007230:	4631      	mov	r1, r6
 8007232:	4628      	mov	r0, r5
 8007234:	47b8      	blx	r7
 8007236:	3001      	adds	r0, #1
 8007238:	d1c1      	bne.n	80071be <_printf_float+0x2ce>
 800723a:	e6a5      	b.n	8006f88 <_printf_float+0x98>
 800723c:	2301      	movs	r3, #1
 800723e:	4631      	mov	r1, r6
 8007240:	4628      	mov	r0, r5
 8007242:	9206      	str	r2, [sp, #24]
 8007244:	47b8      	blx	r7
 8007246:	3001      	adds	r0, #1
 8007248:	f43f ae9e 	beq.w	8006f88 <_printf_float+0x98>
 800724c:	9b07      	ldr	r3, [sp, #28]
 800724e:	9a06      	ldr	r2, [sp, #24]
 8007250:	3301      	adds	r3, #1
 8007252:	9307      	str	r3, [sp, #28]
 8007254:	e7b9      	b.n	80071ca <_printf_float+0x2da>
 8007256:	9b05      	ldr	r3, [sp, #20]
 8007258:	465a      	mov	r2, fp
 800725a:	4631      	mov	r1, r6
 800725c:	4628      	mov	r0, r5
 800725e:	47b8      	blx	r7
 8007260:	3001      	adds	r0, #1
 8007262:	d1bf      	bne.n	80071e4 <_printf_float+0x2f4>
 8007264:	e690      	b.n	8006f88 <_printf_float+0x98>
 8007266:	9a06      	ldr	r2, [sp, #24]
 8007268:	464b      	mov	r3, r9
 800726a:	4442      	add	r2, r8
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	d1c2      	bne.n	80071fc <_printf_float+0x30c>
 8007276:	e687      	b.n	8006f88 <_printf_float+0x98>
 8007278:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800727c:	f1b9 0f01 	cmp.w	r9, #1
 8007280:	dc01      	bgt.n	8007286 <_printf_float+0x396>
 8007282:	07db      	lsls	r3, r3, #31
 8007284:	d536      	bpl.n	80072f4 <_printf_float+0x404>
 8007286:	2301      	movs	r3, #1
 8007288:	4642      	mov	r2, r8
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f ae79 	beq.w	8006f88 <_printf_float+0x98>
 8007296:	9b05      	ldr	r3, [sp, #20]
 8007298:	465a      	mov	r2, fp
 800729a:	4631      	mov	r1, r6
 800729c:	4628      	mov	r0, r5
 800729e:	47b8      	blx	r7
 80072a0:	3001      	adds	r0, #1
 80072a2:	f43f ae71 	beq.w	8006f88 <_printf_float+0x98>
 80072a6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80072aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072b2:	f109 39ff 	add.w	r9, r9, #4294967295
 80072b6:	d018      	beq.n	80072ea <_printf_float+0x3fa>
 80072b8:	464b      	mov	r3, r9
 80072ba:	f108 0201 	add.w	r2, r8, #1
 80072be:	4631      	mov	r1, r6
 80072c0:	4628      	mov	r0, r5
 80072c2:	47b8      	blx	r7
 80072c4:	3001      	adds	r0, #1
 80072c6:	d10c      	bne.n	80072e2 <_printf_float+0x3f2>
 80072c8:	e65e      	b.n	8006f88 <_printf_float+0x98>
 80072ca:	2301      	movs	r3, #1
 80072cc:	465a      	mov	r2, fp
 80072ce:	4631      	mov	r1, r6
 80072d0:	4628      	mov	r0, r5
 80072d2:	47b8      	blx	r7
 80072d4:	3001      	adds	r0, #1
 80072d6:	f43f ae57 	beq.w	8006f88 <_printf_float+0x98>
 80072da:	f108 0801 	add.w	r8, r8, #1
 80072de:	45c8      	cmp	r8, r9
 80072e0:	dbf3      	blt.n	80072ca <_printf_float+0x3da>
 80072e2:	4653      	mov	r3, sl
 80072e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80072e8:	e6dc      	b.n	80070a4 <_printf_float+0x1b4>
 80072ea:	f04f 0800 	mov.w	r8, #0
 80072ee:	f104 0b1a 	add.w	fp, r4, #26
 80072f2:	e7f4      	b.n	80072de <_printf_float+0x3ee>
 80072f4:	2301      	movs	r3, #1
 80072f6:	4642      	mov	r2, r8
 80072f8:	e7e1      	b.n	80072be <_printf_float+0x3ce>
 80072fa:	2301      	movs	r3, #1
 80072fc:	464a      	mov	r2, r9
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	f43f ae3f 	beq.w	8006f88 <_printf_float+0x98>
 800730a:	f108 0801 	add.w	r8, r8, #1
 800730e:	68e3      	ldr	r3, [r4, #12]
 8007310:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007312:	1a5b      	subs	r3, r3, r1
 8007314:	4543      	cmp	r3, r8
 8007316:	dcf0      	bgt.n	80072fa <_printf_float+0x40a>
 8007318:	e6f8      	b.n	800710c <_printf_float+0x21c>
 800731a:	f04f 0800 	mov.w	r8, #0
 800731e:	f104 0919 	add.w	r9, r4, #25
 8007322:	e7f4      	b.n	800730e <_printf_float+0x41e>

08007324 <_printf_common>:
 8007324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007328:	4616      	mov	r6, r2
 800732a:	4698      	mov	r8, r3
 800732c:	688a      	ldr	r2, [r1, #8]
 800732e:	690b      	ldr	r3, [r1, #16]
 8007330:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007334:	4293      	cmp	r3, r2
 8007336:	bfb8      	it	lt
 8007338:	4613      	movlt	r3, r2
 800733a:	6033      	str	r3, [r6, #0]
 800733c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007340:	4607      	mov	r7, r0
 8007342:	460c      	mov	r4, r1
 8007344:	b10a      	cbz	r2, 800734a <_printf_common+0x26>
 8007346:	3301      	adds	r3, #1
 8007348:	6033      	str	r3, [r6, #0]
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	0699      	lsls	r1, r3, #26
 800734e:	bf42      	ittt	mi
 8007350:	6833      	ldrmi	r3, [r6, #0]
 8007352:	3302      	addmi	r3, #2
 8007354:	6033      	strmi	r3, [r6, #0]
 8007356:	6825      	ldr	r5, [r4, #0]
 8007358:	f015 0506 	ands.w	r5, r5, #6
 800735c:	d106      	bne.n	800736c <_printf_common+0x48>
 800735e:	f104 0a19 	add.w	sl, r4, #25
 8007362:	68e3      	ldr	r3, [r4, #12]
 8007364:	6832      	ldr	r2, [r6, #0]
 8007366:	1a9b      	subs	r3, r3, r2
 8007368:	42ab      	cmp	r3, r5
 800736a:	dc26      	bgt.n	80073ba <_printf_common+0x96>
 800736c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007370:	6822      	ldr	r2, [r4, #0]
 8007372:	3b00      	subs	r3, #0
 8007374:	bf18      	it	ne
 8007376:	2301      	movne	r3, #1
 8007378:	0692      	lsls	r2, r2, #26
 800737a:	d42b      	bmi.n	80073d4 <_printf_common+0xb0>
 800737c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007380:	4641      	mov	r1, r8
 8007382:	4638      	mov	r0, r7
 8007384:	47c8      	blx	r9
 8007386:	3001      	adds	r0, #1
 8007388:	d01e      	beq.n	80073c8 <_printf_common+0xa4>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	6922      	ldr	r2, [r4, #16]
 800738e:	f003 0306 	and.w	r3, r3, #6
 8007392:	2b04      	cmp	r3, #4
 8007394:	bf02      	ittt	eq
 8007396:	68e5      	ldreq	r5, [r4, #12]
 8007398:	6833      	ldreq	r3, [r6, #0]
 800739a:	1aed      	subeq	r5, r5, r3
 800739c:	68a3      	ldr	r3, [r4, #8]
 800739e:	bf0c      	ite	eq
 80073a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073a4:	2500      	movne	r5, #0
 80073a6:	4293      	cmp	r3, r2
 80073a8:	bfc4      	itt	gt
 80073aa:	1a9b      	subgt	r3, r3, r2
 80073ac:	18ed      	addgt	r5, r5, r3
 80073ae:	2600      	movs	r6, #0
 80073b0:	341a      	adds	r4, #26
 80073b2:	42b5      	cmp	r5, r6
 80073b4:	d11a      	bne.n	80073ec <_printf_common+0xc8>
 80073b6:	2000      	movs	r0, #0
 80073b8:	e008      	b.n	80073cc <_printf_common+0xa8>
 80073ba:	2301      	movs	r3, #1
 80073bc:	4652      	mov	r2, sl
 80073be:	4641      	mov	r1, r8
 80073c0:	4638      	mov	r0, r7
 80073c2:	47c8      	blx	r9
 80073c4:	3001      	adds	r0, #1
 80073c6:	d103      	bne.n	80073d0 <_printf_common+0xac>
 80073c8:	f04f 30ff 	mov.w	r0, #4294967295
 80073cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073d0:	3501      	adds	r5, #1
 80073d2:	e7c6      	b.n	8007362 <_printf_common+0x3e>
 80073d4:	18e1      	adds	r1, r4, r3
 80073d6:	1c5a      	adds	r2, r3, #1
 80073d8:	2030      	movs	r0, #48	@ 0x30
 80073da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073de:	4422      	add	r2, r4
 80073e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073e8:	3302      	adds	r3, #2
 80073ea:	e7c7      	b.n	800737c <_printf_common+0x58>
 80073ec:	2301      	movs	r3, #1
 80073ee:	4622      	mov	r2, r4
 80073f0:	4641      	mov	r1, r8
 80073f2:	4638      	mov	r0, r7
 80073f4:	47c8      	blx	r9
 80073f6:	3001      	adds	r0, #1
 80073f8:	d0e6      	beq.n	80073c8 <_printf_common+0xa4>
 80073fa:	3601      	adds	r6, #1
 80073fc:	e7d9      	b.n	80073b2 <_printf_common+0x8e>
	...

08007400 <_printf_i>:
 8007400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007404:	7e0f      	ldrb	r7, [r1, #24]
 8007406:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007408:	2f78      	cmp	r7, #120	@ 0x78
 800740a:	4691      	mov	r9, r2
 800740c:	4680      	mov	r8, r0
 800740e:	460c      	mov	r4, r1
 8007410:	469a      	mov	sl, r3
 8007412:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007416:	d807      	bhi.n	8007428 <_printf_i+0x28>
 8007418:	2f62      	cmp	r7, #98	@ 0x62
 800741a:	d80a      	bhi.n	8007432 <_printf_i+0x32>
 800741c:	2f00      	cmp	r7, #0
 800741e:	f000 80d1 	beq.w	80075c4 <_printf_i+0x1c4>
 8007422:	2f58      	cmp	r7, #88	@ 0x58
 8007424:	f000 80b8 	beq.w	8007598 <_printf_i+0x198>
 8007428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800742c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007430:	e03a      	b.n	80074a8 <_printf_i+0xa8>
 8007432:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007436:	2b15      	cmp	r3, #21
 8007438:	d8f6      	bhi.n	8007428 <_printf_i+0x28>
 800743a:	a101      	add	r1, pc, #4	@ (adr r1, 8007440 <_printf_i+0x40>)
 800743c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007440:	08007499 	.word	0x08007499
 8007444:	080074ad 	.word	0x080074ad
 8007448:	08007429 	.word	0x08007429
 800744c:	08007429 	.word	0x08007429
 8007450:	08007429 	.word	0x08007429
 8007454:	08007429 	.word	0x08007429
 8007458:	080074ad 	.word	0x080074ad
 800745c:	08007429 	.word	0x08007429
 8007460:	08007429 	.word	0x08007429
 8007464:	08007429 	.word	0x08007429
 8007468:	08007429 	.word	0x08007429
 800746c:	080075ab 	.word	0x080075ab
 8007470:	080074d7 	.word	0x080074d7
 8007474:	08007565 	.word	0x08007565
 8007478:	08007429 	.word	0x08007429
 800747c:	08007429 	.word	0x08007429
 8007480:	080075cd 	.word	0x080075cd
 8007484:	08007429 	.word	0x08007429
 8007488:	080074d7 	.word	0x080074d7
 800748c:	08007429 	.word	0x08007429
 8007490:	08007429 	.word	0x08007429
 8007494:	0800756d 	.word	0x0800756d
 8007498:	6833      	ldr	r3, [r6, #0]
 800749a:	1d1a      	adds	r2, r3, #4
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6032      	str	r2, [r6, #0]
 80074a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074a8:	2301      	movs	r3, #1
 80074aa:	e09c      	b.n	80075e6 <_printf_i+0x1e6>
 80074ac:	6833      	ldr	r3, [r6, #0]
 80074ae:	6820      	ldr	r0, [r4, #0]
 80074b0:	1d19      	adds	r1, r3, #4
 80074b2:	6031      	str	r1, [r6, #0]
 80074b4:	0606      	lsls	r6, r0, #24
 80074b6:	d501      	bpl.n	80074bc <_printf_i+0xbc>
 80074b8:	681d      	ldr	r5, [r3, #0]
 80074ba:	e003      	b.n	80074c4 <_printf_i+0xc4>
 80074bc:	0645      	lsls	r5, r0, #25
 80074be:	d5fb      	bpl.n	80074b8 <_printf_i+0xb8>
 80074c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074c4:	2d00      	cmp	r5, #0
 80074c6:	da03      	bge.n	80074d0 <_printf_i+0xd0>
 80074c8:	232d      	movs	r3, #45	@ 0x2d
 80074ca:	426d      	negs	r5, r5
 80074cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074d0:	4858      	ldr	r0, [pc, #352]	@ (8007634 <_printf_i+0x234>)
 80074d2:	230a      	movs	r3, #10
 80074d4:	e011      	b.n	80074fa <_printf_i+0xfa>
 80074d6:	6821      	ldr	r1, [r4, #0]
 80074d8:	6833      	ldr	r3, [r6, #0]
 80074da:	0608      	lsls	r0, r1, #24
 80074dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80074e0:	d402      	bmi.n	80074e8 <_printf_i+0xe8>
 80074e2:	0649      	lsls	r1, r1, #25
 80074e4:	bf48      	it	mi
 80074e6:	b2ad      	uxthmi	r5, r5
 80074e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80074ea:	4852      	ldr	r0, [pc, #328]	@ (8007634 <_printf_i+0x234>)
 80074ec:	6033      	str	r3, [r6, #0]
 80074ee:	bf14      	ite	ne
 80074f0:	230a      	movne	r3, #10
 80074f2:	2308      	moveq	r3, #8
 80074f4:	2100      	movs	r1, #0
 80074f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074fa:	6866      	ldr	r6, [r4, #4]
 80074fc:	60a6      	str	r6, [r4, #8]
 80074fe:	2e00      	cmp	r6, #0
 8007500:	db05      	blt.n	800750e <_printf_i+0x10e>
 8007502:	6821      	ldr	r1, [r4, #0]
 8007504:	432e      	orrs	r6, r5
 8007506:	f021 0104 	bic.w	r1, r1, #4
 800750a:	6021      	str	r1, [r4, #0]
 800750c:	d04b      	beq.n	80075a6 <_printf_i+0x1a6>
 800750e:	4616      	mov	r6, r2
 8007510:	fbb5 f1f3 	udiv	r1, r5, r3
 8007514:	fb03 5711 	mls	r7, r3, r1, r5
 8007518:	5dc7      	ldrb	r7, [r0, r7]
 800751a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800751e:	462f      	mov	r7, r5
 8007520:	42bb      	cmp	r3, r7
 8007522:	460d      	mov	r5, r1
 8007524:	d9f4      	bls.n	8007510 <_printf_i+0x110>
 8007526:	2b08      	cmp	r3, #8
 8007528:	d10b      	bne.n	8007542 <_printf_i+0x142>
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	07df      	lsls	r7, r3, #31
 800752e:	d508      	bpl.n	8007542 <_printf_i+0x142>
 8007530:	6923      	ldr	r3, [r4, #16]
 8007532:	6861      	ldr	r1, [r4, #4]
 8007534:	4299      	cmp	r1, r3
 8007536:	bfde      	ittt	le
 8007538:	2330      	movle	r3, #48	@ 0x30
 800753a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800753e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007542:	1b92      	subs	r2, r2, r6
 8007544:	6122      	str	r2, [r4, #16]
 8007546:	f8cd a000 	str.w	sl, [sp]
 800754a:	464b      	mov	r3, r9
 800754c:	aa03      	add	r2, sp, #12
 800754e:	4621      	mov	r1, r4
 8007550:	4640      	mov	r0, r8
 8007552:	f7ff fee7 	bl	8007324 <_printf_common>
 8007556:	3001      	adds	r0, #1
 8007558:	d14a      	bne.n	80075f0 <_printf_i+0x1f0>
 800755a:	f04f 30ff 	mov.w	r0, #4294967295
 800755e:	b004      	add	sp, #16
 8007560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007564:	6823      	ldr	r3, [r4, #0]
 8007566:	f043 0320 	orr.w	r3, r3, #32
 800756a:	6023      	str	r3, [r4, #0]
 800756c:	4832      	ldr	r0, [pc, #200]	@ (8007638 <_printf_i+0x238>)
 800756e:	2778      	movs	r7, #120	@ 0x78
 8007570:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007574:	6823      	ldr	r3, [r4, #0]
 8007576:	6831      	ldr	r1, [r6, #0]
 8007578:	061f      	lsls	r7, r3, #24
 800757a:	f851 5b04 	ldr.w	r5, [r1], #4
 800757e:	d402      	bmi.n	8007586 <_printf_i+0x186>
 8007580:	065f      	lsls	r7, r3, #25
 8007582:	bf48      	it	mi
 8007584:	b2ad      	uxthmi	r5, r5
 8007586:	6031      	str	r1, [r6, #0]
 8007588:	07d9      	lsls	r1, r3, #31
 800758a:	bf44      	itt	mi
 800758c:	f043 0320 	orrmi.w	r3, r3, #32
 8007590:	6023      	strmi	r3, [r4, #0]
 8007592:	b11d      	cbz	r5, 800759c <_printf_i+0x19c>
 8007594:	2310      	movs	r3, #16
 8007596:	e7ad      	b.n	80074f4 <_printf_i+0xf4>
 8007598:	4826      	ldr	r0, [pc, #152]	@ (8007634 <_printf_i+0x234>)
 800759a:	e7e9      	b.n	8007570 <_printf_i+0x170>
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	f023 0320 	bic.w	r3, r3, #32
 80075a2:	6023      	str	r3, [r4, #0]
 80075a4:	e7f6      	b.n	8007594 <_printf_i+0x194>
 80075a6:	4616      	mov	r6, r2
 80075a8:	e7bd      	b.n	8007526 <_printf_i+0x126>
 80075aa:	6833      	ldr	r3, [r6, #0]
 80075ac:	6825      	ldr	r5, [r4, #0]
 80075ae:	6961      	ldr	r1, [r4, #20]
 80075b0:	1d18      	adds	r0, r3, #4
 80075b2:	6030      	str	r0, [r6, #0]
 80075b4:	062e      	lsls	r6, r5, #24
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	d501      	bpl.n	80075be <_printf_i+0x1be>
 80075ba:	6019      	str	r1, [r3, #0]
 80075bc:	e002      	b.n	80075c4 <_printf_i+0x1c4>
 80075be:	0668      	lsls	r0, r5, #25
 80075c0:	d5fb      	bpl.n	80075ba <_printf_i+0x1ba>
 80075c2:	8019      	strh	r1, [r3, #0]
 80075c4:	2300      	movs	r3, #0
 80075c6:	6123      	str	r3, [r4, #16]
 80075c8:	4616      	mov	r6, r2
 80075ca:	e7bc      	b.n	8007546 <_printf_i+0x146>
 80075cc:	6833      	ldr	r3, [r6, #0]
 80075ce:	1d1a      	adds	r2, r3, #4
 80075d0:	6032      	str	r2, [r6, #0]
 80075d2:	681e      	ldr	r6, [r3, #0]
 80075d4:	6862      	ldr	r2, [r4, #4]
 80075d6:	2100      	movs	r1, #0
 80075d8:	4630      	mov	r0, r6
 80075da:	f7f8 fe81 	bl	80002e0 <memchr>
 80075de:	b108      	cbz	r0, 80075e4 <_printf_i+0x1e4>
 80075e0:	1b80      	subs	r0, r0, r6
 80075e2:	6060      	str	r0, [r4, #4]
 80075e4:	6863      	ldr	r3, [r4, #4]
 80075e6:	6123      	str	r3, [r4, #16]
 80075e8:	2300      	movs	r3, #0
 80075ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075ee:	e7aa      	b.n	8007546 <_printf_i+0x146>
 80075f0:	6923      	ldr	r3, [r4, #16]
 80075f2:	4632      	mov	r2, r6
 80075f4:	4649      	mov	r1, r9
 80075f6:	4640      	mov	r0, r8
 80075f8:	47d0      	blx	sl
 80075fa:	3001      	adds	r0, #1
 80075fc:	d0ad      	beq.n	800755a <_printf_i+0x15a>
 80075fe:	6823      	ldr	r3, [r4, #0]
 8007600:	079b      	lsls	r3, r3, #30
 8007602:	d413      	bmi.n	800762c <_printf_i+0x22c>
 8007604:	68e0      	ldr	r0, [r4, #12]
 8007606:	9b03      	ldr	r3, [sp, #12]
 8007608:	4298      	cmp	r0, r3
 800760a:	bfb8      	it	lt
 800760c:	4618      	movlt	r0, r3
 800760e:	e7a6      	b.n	800755e <_printf_i+0x15e>
 8007610:	2301      	movs	r3, #1
 8007612:	4632      	mov	r2, r6
 8007614:	4649      	mov	r1, r9
 8007616:	4640      	mov	r0, r8
 8007618:	47d0      	blx	sl
 800761a:	3001      	adds	r0, #1
 800761c:	d09d      	beq.n	800755a <_printf_i+0x15a>
 800761e:	3501      	adds	r5, #1
 8007620:	68e3      	ldr	r3, [r4, #12]
 8007622:	9903      	ldr	r1, [sp, #12]
 8007624:	1a5b      	subs	r3, r3, r1
 8007626:	42ab      	cmp	r3, r5
 8007628:	dcf2      	bgt.n	8007610 <_printf_i+0x210>
 800762a:	e7eb      	b.n	8007604 <_printf_i+0x204>
 800762c:	2500      	movs	r5, #0
 800762e:	f104 0619 	add.w	r6, r4, #25
 8007632:	e7f5      	b.n	8007620 <_printf_i+0x220>
 8007634:	0800a400 	.word	0x0800a400
 8007638:	0800a411 	.word	0x0800a411

0800763c <std>:
 800763c:	2300      	movs	r3, #0
 800763e:	b510      	push	{r4, lr}
 8007640:	4604      	mov	r4, r0
 8007642:	e9c0 3300 	strd	r3, r3, [r0]
 8007646:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800764a:	6083      	str	r3, [r0, #8]
 800764c:	8181      	strh	r1, [r0, #12]
 800764e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007650:	81c2      	strh	r2, [r0, #14]
 8007652:	6183      	str	r3, [r0, #24]
 8007654:	4619      	mov	r1, r3
 8007656:	2208      	movs	r2, #8
 8007658:	305c      	adds	r0, #92	@ 0x5c
 800765a:	f000 f916 	bl	800788a <memset>
 800765e:	4b0d      	ldr	r3, [pc, #52]	@ (8007694 <std+0x58>)
 8007660:	6263      	str	r3, [r4, #36]	@ 0x24
 8007662:	4b0d      	ldr	r3, [pc, #52]	@ (8007698 <std+0x5c>)
 8007664:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007666:	4b0d      	ldr	r3, [pc, #52]	@ (800769c <std+0x60>)
 8007668:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800766a:	4b0d      	ldr	r3, [pc, #52]	@ (80076a0 <std+0x64>)
 800766c:	6323      	str	r3, [r4, #48]	@ 0x30
 800766e:	4b0d      	ldr	r3, [pc, #52]	@ (80076a4 <std+0x68>)
 8007670:	6224      	str	r4, [r4, #32]
 8007672:	429c      	cmp	r4, r3
 8007674:	d006      	beq.n	8007684 <std+0x48>
 8007676:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800767a:	4294      	cmp	r4, r2
 800767c:	d002      	beq.n	8007684 <std+0x48>
 800767e:	33d0      	adds	r3, #208	@ 0xd0
 8007680:	429c      	cmp	r4, r3
 8007682:	d105      	bne.n	8007690 <std+0x54>
 8007684:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800768c:	f000 b9a2 	b.w	80079d4 <__retarget_lock_init_recursive>
 8007690:	bd10      	pop	{r4, pc}
 8007692:	bf00      	nop
 8007694:	08007805 	.word	0x08007805
 8007698:	08007827 	.word	0x08007827
 800769c:	0800785f 	.word	0x0800785f
 80076a0:	08007883 	.word	0x08007883
 80076a4:	240004d0 	.word	0x240004d0

080076a8 <stdio_exit_handler>:
 80076a8:	4a02      	ldr	r2, [pc, #8]	@ (80076b4 <stdio_exit_handler+0xc>)
 80076aa:	4903      	ldr	r1, [pc, #12]	@ (80076b8 <stdio_exit_handler+0x10>)
 80076ac:	4803      	ldr	r0, [pc, #12]	@ (80076bc <stdio_exit_handler+0x14>)
 80076ae:	f000 b869 	b.w	8007784 <_fwalk_sglue>
 80076b2:	bf00      	nop
 80076b4:	24000010 	.word	0x24000010
 80076b8:	08009b8d 	.word	0x08009b8d
 80076bc:	2400018c 	.word	0x2400018c

080076c0 <cleanup_stdio>:
 80076c0:	6841      	ldr	r1, [r0, #4]
 80076c2:	4b0c      	ldr	r3, [pc, #48]	@ (80076f4 <cleanup_stdio+0x34>)
 80076c4:	4299      	cmp	r1, r3
 80076c6:	b510      	push	{r4, lr}
 80076c8:	4604      	mov	r4, r0
 80076ca:	d001      	beq.n	80076d0 <cleanup_stdio+0x10>
 80076cc:	f002 fa5e 	bl	8009b8c <_fflush_r>
 80076d0:	68a1      	ldr	r1, [r4, #8]
 80076d2:	4b09      	ldr	r3, [pc, #36]	@ (80076f8 <cleanup_stdio+0x38>)
 80076d4:	4299      	cmp	r1, r3
 80076d6:	d002      	beq.n	80076de <cleanup_stdio+0x1e>
 80076d8:	4620      	mov	r0, r4
 80076da:	f002 fa57 	bl	8009b8c <_fflush_r>
 80076de:	68e1      	ldr	r1, [r4, #12]
 80076e0:	4b06      	ldr	r3, [pc, #24]	@ (80076fc <cleanup_stdio+0x3c>)
 80076e2:	4299      	cmp	r1, r3
 80076e4:	d004      	beq.n	80076f0 <cleanup_stdio+0x30>
 80076e6:	4620      	mov	r0, r4
 80076e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ec:	f002 ba4e 	b.w	8009b8c <_fflush_r>
 80076f0:	bd10      	pop	{r4, pc}
 80076f2:	bf00      	nop
 80076f4:	240004d0 	.word	0x240004d0
 80076f8:	24000538 	.word	0x24000538
 80076fc:	240005a0 	.word	0x240005a0

08007700 <global_stdio_init.part.0>:
 8007700:	b510      	push	{r4, lr}
 8007702:	4b0b      	ldr	r3, [pc, #44]	@ (8007730 <global_stdio_init.part.0+0x30>)
 8007704:	4c0b      	ldr	r4, [pc, #44]	@ (8007734 <global_stdio_init.part.0+0x34>)
 8007706:	4a0c      	ldr	r2, [pc, #48]	@ (8007738 <global_stdio_init.part.0+0x38>)
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	4620      	mov	r0, r4
 800770c:	2200      	movs	r2, #0
 800770e:	2104      	movs	r1, #4
 8007710:	f7ff ff94 	bl	800763c <std>
 8007714:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007718:	2201      	movs	r2, #1
 800771a:	2109      	movs	r1, #9
 800771c:	f7ff ff8e 	bl	800763c <std>
 8007720:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007724:	2202      	movs	r2, #2
 8007726:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800772a:	2112      	movs	r1, #18
 800772c:	f7ff bf86 	b.w	800763c <std>
 8007730:	24000608 	.word	0x24000608
 8007734:	240004d0 	.word	0x240004d0
 8007738:	080076a9 	.word	0x080076a9

0800773c <__sfp_lock_acquire>:
 800773c:	4801      	ldr	r0, [pc, #4]	@ (8007744 <__sfp_lock_acquire+0x8>)
 800773e:	f000 b94a 	b.w	80079d6 <__retarget_lock_acquire_recursive>
 8007742:	bf00      	nop
 8007744:	24000611 	.word	0x24000611

08007748 <__sfp_lock_release>:
 8007748:	4801      	ldr	r0, [pc, #4]	@ (8007750 <__sfp_lock_release+0x8>)
 800774a:	f000 b945 	b.w	80079d8 <__retarget_lock_release_recursive>
 800774e:	bf00      	nop
 8007750:	24000611 	.word	0x24000611

08007754 <__sinit>:
 8007754:	b510      	push	{r4, lr}
 8007756:	4604      	mov	r4, r0
 8007758:	f7ff fff0 	bl	800773c <__sfp_lock_acquire>
 800775c:	6a23      	ldr	r3, [r4, #32]
 800775e:	b11b      	cbz	r3, 8007768 <__sinit+0x14>
 8007760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007764:	f7ff bff0 	b.w	8007748 <__sfp_lock_release>
 8007768:	4b04      	ldr	r3, [pc, #16]	@ (800777c <__sinit+0x28>)
 800776a:	6223      	str	r3, [r4, #32]
 800776c:	4b04      	ldr	r3, [pc, #16]	@ (8007780 <__sinit+0x2c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1f5      	bne.n	8007760 <__sinit+0xc>
 8007774:	f7ff ffc4 	bl	8007700 <global_stdio_init.part.0>
 8007778:	e7f2      	b.n	8007760 <__sinit+0xc>
 800777a:	bf00      	nop
 800777c:	080076c1 	.word	0x080076c1
 8007780:	24000608 	.word	0x24000608

08007784 <_fwalk_sglue>:
 8007784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007788:	4607      	mov	r7, r0
 800778a:	4688      	mov	r8, r1
 800778c:	4614      	mov	r4, r2
 800778e:	2600      	movs	r6, #0
 8007790:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007794:	f1b9 0901 	subs.w	r9, r9, #1
 8007798:	d505      	bpl.n	80077a6 <_fwalk_sglue+0x22>
 800779a:	6824      	ldr	r4, [r4, #0]
 800779c:	2c00      	cmp	r4, #0
 800779e:	d1f7      	bne.n	8007790 <_fwalk_sglue+0xc>
 80077a0:	4630      	mov	r0, r6
 80077a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077a6:	89ab      	ldrh	r3, [r5, #12]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d907      	bls.n	80077bc <_fwalk_sglue+0x38>
 80077ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077b0:	3301      	adds	r3, #1
 80077b2:	d003      	beq.n	80077bc <_fwalk_sglue+0x38>
 80077b4:	4629      	mov	r1, r5
 80077b6:	4638      	mov	r0, r7
 80077b8:	47c0      	blx	r8
 80077ba:	4306      	orrs	r6, r0
 80077bc:	3568      	adds	r5, #104	@ 0x68
 80077be:	e7e9      	b.n	8007794 <_fwalk_sglue+0x10>

080077c0 <siprintf>:
 80077c0:	b40e      	push	{r1, r2, r3}
 80077c2:	b510      	push	{r4, lr}
 80077c4:	b09d      	sub	sp, #116	@ 0x74
 80077c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80077c8:	9002      	str	r0, [sp, #8]
 80077ca:	9006      	str	r0, [sp, #24]
 80077cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80077d0:	480a      	ldr	r0, [pc, #40]	@ (80077fc <siprintf+0x3c>)
 80077d2:	9107      	str	r1, [sp, #28]
 80077d4:	9104      	str	r1, [sp, #16]
 80077d6:	490a      	ldr	r1, [pc, #40]	@ (8007800 <siprintf+0x40>)
 80077d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077dc:	9105      	str	r1, [sp, #20]
 80077de:	2400      	movs	r4, #0
 80077e0:	a902      	add	r1, sp, #8
 80077e2:	6800      	ldr	r0, [r0, #0]
 80077e4:	9301      	str	r3, [sp, #4]
 80077e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80077e8:	f002 f850 	bl	800988c <_svfiprintf_r>
 80077ec:	9b02      	ldr	r3, [sp, #8]
 80077ee:	701c      	strb	r4, [r3, #0]
 80077f0:	b01d      	add	sp, #116	@ 0x74
 80077f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077f6:	b003      	add	sp, #12
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	24000188 	.word	0x24000188
 8007800:	ffff0208 	.word	0xffff0208

08007804 <__sread>:
 8007804:	b510      	push	{r4, lr}
 8007806:	460c      	mov	r4, r1
 8007808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800780c:	f000 f894 	bl	8007938 <_read_r>
 8007810:	2800      	cmp	r0, #0
 8007812:	bfab      	itete	ge
 8007814:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007816:	89a3      	ldrhlt	r3, [r4, #12]
 8007818:	181b      	addge	r3, r3, r0
 800781a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800781e:	bfac      	ite	ge
 8007820:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007822:	81a3      	strhlt	r3, [r4, #12]
 8007824:	bd10      	pop	{r4, pc}

08007826 <__swrite>:
 8007826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800782a:	461f      	mov	r7, r3
 800782c:	898b      	ldrh	r3, [r1, #12]
 800782e:	05db      	lsls	r3, r3, #23
 8007830:	4605      	mov	r5, r0
 8007832:	460c      	mov	r4, r1
 8007834:	4616      	mov	r6, r2
 8007836:	d505      	bpl.n	8007844 <__swrite+0x1e>
 8007838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800783c:	2302      	movs	r3, #2
 800783e:	2200      	movs	r2, #0
 8007840:	f000 f868 	bl	8007914 <_lseek_r>
 8007844:	89a3      	ldrh	r3, [r4, #12]
 8007846:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800784a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800784e:	81a3      	strh	r3, [r4, #12]
 8007850:	4632      	mov	r2, r6
 8007852:	463b      	mov	r3, r7
 8007854:	4628      	mov	r0, r5
 8007856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800785a:	f000 b87f 	b.w	800795c <_write_r>

0800785e <__sseek>:
 800785e:	b510      	push	{r4, lr}
 8007860:	460c      	mov	r4, r1
 8007862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007866:	f000 f855 	bl	8007914 <_lseek_r>
 800786a:	1c43      	adds	r3, r0, #1
 800786c:	89a3      	ldrh	r3, [r4, #12]
 800786e:	bf15      	itete	ne
 8007870:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007872:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007876:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800787a:	81a3      	strheq	r3, [r4, #12]
 800787c:	bf18      	it	ne
 800787e:	81a3      	strhne	r3, [r4, #12]
 8007880:	bd10      	pop	{r4, pc}

08007882 <__sclose>:
 8007882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007886:	f000 b835 	b.w	80078f4 <_close_r>

0800788a <memset>:
 800788a:	4402      	add	r2, r0
 800788c:	4603      	mov	r3, r0
 800788e:	4293      	cmp	r3, r2
 8007890:	d100      	bne.n	8007894 <memset+0xa>
 8007892:	4770      	bx	lr
 8007894:	f803 1b01 	strb.w	r1, [r3], #1
 8007898:	e7f9      	b.n	800788e <memset+0x4>

0800789a <strncmp>:
 800789a:	b510      	push	{r4, lr}
 800789c:	b16a      	cbz	r2, 80078ba <strncmp+0x20>
 800789e:	3901      	subs	r1, #1
 80078a0:	1884      	adds	r4, r0, r2
 80078a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078a6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d103      	bne.n	80078b6 <strncmp+0x1c>
 80078ae:	42a0      	cmp	r0, r4
 80078b0:	d001      	beq.n	80078b6 <strncmp+0x1c>
 80078b2:	2a00      	cmp	r2, #0
 80078b4:	d1f5      	bne.n	80078a2 <strncmp+0x8>
 80078b6:	1ad0      	subs	r0, r2, r3
 80078b8:	bd10      	pop	{r4, pc}
 80078ba:	4610      	mov	r0, r2
 80078bc:	e7fc      	b.n	80078b8 <strncmp+0x1e>

080078be <strstr>:
 80078be:	780a      	ldrb	r2, [r1, #0]
 80078c0:	b570      	push	{r4, r5, r6, lr}
 80078c2:	b96a      	cbnz	r2, 80078e0 <strstr+0x22>
 80078c4:	bd70      	pop	{r4, r5, r6, pc}
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d109      	bne.n	80078de <strstr+0x20>
 80078ca:	460c      	mov	r4, r1
 80078cc:	4605      	mov	r5, r0
 80078ce:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d0f6      	beq.n	80078c4 <strstr+0x6>
 80078d6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80078da:	429e      	cmp	r6, r3
 80078dc:	d0f7      	beq.n	80078ce <strstr+0x10>
 80078de:	3001      	adds	r0, #1
 80078e0:	7803      	ldrb	r3, [r0, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1ef      	bne.n	80078c6 <strstr+0x8>
 80078e6:	4618      	mov	r0, r3
 80078e8:	e7ec      	b.n	80078c4 <strstr+0x6>
	...

080078ec <_localeconv_r>:
 80078ec:	4800      	ldr	r0, [pc, #0]	@ (80078f0 <_localeconv_r+0x4>)
 80078ee:	4770      	bx	lr
 80078f0:	2400010c 	.word	0x2400010c

080078f4 <_close_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	4d06      	ldr	r5, [pc, #24]	@ (8007910 <_close_r+0x1c>)
 80078f8:	2300      	movs	r3, #0
 80078fa:	4604      	mov	r4, r0
 80078fc:	4608      	mov	r0, r1
 80078fe:	602b      	str	r3, [r5, #0]
 8007900:	f7f9 ffb5 	bl	800186e <_close>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_close_r+0x1a>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_close_r+0x1a>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	2400060c 	.word	0x2400060c

08007914 <_lseek_r>:
 8007914:	b538      	push	{r3, r4, r5, lr}
 8007916:	4d07      	ldr	r5, [pc, #28]	@ (8007934 <_lseek_r+0x20>)
 8007918:	4604      	mov	r4, r0
 800791a:	4608      	mov	r0, r1
 800791c:	4611      	mov	r1, r2
 800791e:	2200      	movs	r2, #0
 8007920:	602a      	str	r2, [r5, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	f7f9 ffca 	bl	80018bc <_lseek>
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	d102      	bne.n	8007932 <_lseek_r+0x1e>
 800792c:	682b      	ldr	r3, [r5, #0]
 800792e:	b103      	cbz	r3, 8007932 <_lseek_r+0x1e>
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	bd38      	pop	{r3, r4, r5, pc}
 8007934:	2400060c 	.word	0x2400060c

08007938 <_read_r>:
 8007938:	b538      	push	{r3, r4, r5, lr}
 800793a:	4d07      	ldr	r5, [pc, #28]	@ (8007958 <_read_r+0x20>)
 800793c:	4604      	mov	r4, r0
 800793e:	4608      	mov	r0, r1
 8007940:	4611      	mov	r1, r2
 8007942:	2200      	movs	r2, #0
 8007944:	602a      	str	r2, [r5, #0]
 8007946:	461a      	mov	r2, r3
 8007948:	f7f9 ff58 	bl	80017fc <_read>
 800794c:	1c43      	adds	r3, r0, #1
 800794e:	d102      	bne.n	8007956 <_read_r+0x1e>
 8007950:	682b      	ldr	r3, [r5, #0]
 8007952:	b103      	cbz	r3, 8007956 <_read_r+0x1e>
 8007954:	6023      	str	r3, [r4, #0]
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	2400060c 	.word	0x2400060c

0800795c <_write_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	4d07      	ldr	r5, [pc, #28]	@ (800797c <_write_r+0x20>)
 8007960:	4604      	mov	r4, r0
 8007962:	4608      	mov	r0, r1
 8007964:	4611      	mov	r1, r2
 8007966:	2200      	movs	r2, #0
 8007968:	602a      	str	r2, [r5, #0]
 800796a:	461a      	mov	r2, r3
 800796c:	f7f9 ff63 	bl	8001836 <_write>
 8007970:	1c43      	adds	r3, r0, #1
 8007972:	d102      	bne.n	800797a <_write_r+0x1e>
 8007974:	682b      	ldr	r3, [r5, #0]
 8007976:	b103      	cbz	r3, 800797a <_write_r+0x1e>
 8007978:	6023      	str	r3, [r4, #0]
 800797a:	bd38      	pop	{r3, r4, r5, pc}
 800797c:	2400060c 	.word	0x2400060c

08007980 <__errno>:
 8007980:	4b01      	ldr	r3, [pc, #4]	@ (8007988 <__errno+0x8>)
 8007982:	6818      	ldr	r0, [r3, #0]
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	24000188 	.word	0x24000188

0800798c <__libc_init_array>:
 800798c:	b570      	push	{r4, r5, r6, lr}
 800798e:	4d0d      	ldr	r5, [pc, #52]	@ (80079c4 <__libc_init_array+0x38>)
 8007990:	4c0d      	ldr	r4, [pc, #52]	@ (80079c8 <__libc_init_array+0x3c>)
 8007992:	1b64      	subs	r4, r4, r5
 8007994:	10a4      	asrs	r4, r4, #2
 8007996:	2600      	movs	r6, #0
 8007998:	42a6      	cmp	r6, r4
 800799a:	d109      	bne.n	80079b0 <__libc_init_array+0x24>
 800799c:	4d0b      	ldr	r5, [pc, #44]	@ (80079cc <__libc_init_array+0x40>)
 800799e:	4c0c      	ldr	r4, [pc, #48]	@ (80079d0 <__libc_init_array+0x44>)
 80079a0:	f002 fc86 	bl	800a2b0 <_init>
 80079a4:	1b64      	subs	r4, r4, r5
 80079a6:	10a4      	asrs	r4, r4, #2
 80079a8:	2600      	movs	r6, #0
 80079aa:	42a6      	cmp	r6, r4
 80079ac:	d105      	bne.n	80079ba <__libc_init_array+0x2e>
 80079ae:	bd70      	pop	{r4, r5, r6, pc}
 80079b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80079b4:	4798      	blx	r3
 80079b6:	3601      	adds	r6, #1
 80079b8:	e7ee      	b.n	8007998 <__libc_init_array+0xc>
 80079ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80079be:	4798      	blx	r3
 80079c0:	3601      	adds	r6, #1
 80079c2:	e7f2      	b.n	80079aa <__libc_init_array+0x1e>
 80079c4:	0800a818 	.word	0x0800a818
 80079c8:	0800a818 	.word	0x0800a818
 80079cc:	0800a818 	.word	0x0800a818
 80079d0:	0800a81c 	.word	0x0800a81c

080079d4 <__retarget_lock_init_recursive>:
 80079d4:	4770      	bx	lr

080079d6 <__retarget_lock_acquire_recursive>:
 80079d6:	4770      	bx	lr

080079d8 <__retarget_lock_release_recursive>:
 80079d8:	4770      	bx	lr

080079da <memcpy>:
 80079da:	440a      	add	r2, r1
 80079dc:	4291      	cmp	r1, r2
 80079de:	f100 33ff 	add.w	r3, r0, #4294967295
 80079e2:	d100      	bne.n	80079e6 <memcpy+0xc>
 80079e4:	4770      	bx	lr
 80079e6:	b510      	push	{r4, lr}
 80079e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079f0:	4291      	cmp	r1, r2
 80079f2:	d1f9      	bne.n	80079e8 <memcpy+0xe>
 80079f4:	bd10      	pop	{r4, pc}
	...

080079f8 <nan>:
 80079f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007a00 <nan+0x8>
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	00000000 	.word	0x00000000
 8007a04:	7ff80000 	.word	0x7ff80000

08007a08 <quorem>:
 8007a08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a0c:	6903      	ldr	r3, [r0, #16]
 8007a0e:	690c      	ldr	r4, [r1, #16]
 8007a10:	42a3      	cmp	r3, r4
 8007a12:	4607      	mov	r7, r0
 8007a14:	db7e      	blt.n	8007b14 <quorem+0x10c>
 8007a16:	3c01      	subs	r4, #1
 8007a18:	f101 0814 	add.w	r8, r1, #20
 8007a1c:	00a3      	lsls	r3, r4, #2
 8007a1e:	f100 0514 	add.w	r5, r0, #20
 8007a22:	9300      	str	r3, [sp, #0]
 8007a24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a32:	3301      	adds	r3, #1
 8007a34:	429a      	cmp	r2, r3
 8007a36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a3a:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a3e:	d32e      	bcc.n	8007a9e <quorem+0x96>
 8007a40:	f04f 0a00 	mov.w	sl, #0
 8007a44:	46c4      	mov	ip, r8
 8007a46:	46ae      	mov	lr, r5
 8007a48:	46d3      	mov	fp, sl
 8007a4a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a4e:	b298      	uxth	r0, r3
 8007a50:	fb06 a000 	mla	r0, r6, r0, sl
 8007a54:	0c02      	lsrs	r2, r0, #16
 8007a56:	0c1b      	lsrs	r3, r3, #16
 8007a58:	fb06 2303 	mla	r3, r6, r3, r2
 8007a5c:	f8de 2000 	ldr.w	r2, [lr]
 8007a60:	b280      	uxth	r0, r0
 8007a62:	b292      	uxth	r2, r2
 8007a64:	1a12      	subs	r2, r2, r0
 8007a66:	445a      	add	r2, fp
 8007a68:	f8de 0000 	ldr.w	r0, [lr]
 8007a6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a76:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a7a:	b292      	uxth	r2, r2
 8007a7c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a80:	45e1      	cmp	r9, ip
 8007a82:	f84e 2b04 	str.w	r2, [lr], #4
 8007a86:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a8a:	d2de      	bcs.n	8007a4a <quorem+0x42>
 8007a8c:	9b00      	ldr	r3, [sp, #0]
 8007a8e:	58eb      	ldr	r3, [r5, r3]
 8007a90:	b92b      	cbnz	r3, 8007a9e <quorem+0x96>
 8007a92:	9b01      	ldr	r3, [sp, #4]
 8007a94:	3b04      	subs	r3, #4
 8007a96:	429d      	cmp	r5, r3
 8007a98:	461a      	mov	r2, r3
 8007a9a:	d32f      	bcc.n	8007afc <quorem+0xf4>
 8007a9c:	613c      	str	r4, [r7, #16]
 8007a9e:	4638      	mov	r0, r7
 8007aa0:	f001 fca0 	bl	80093e4 <__mcmp>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	db25      	blt.n	8007af4 <quorem+0xec>
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	2000      	movs	r0, #0
 8007aac:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ab0:	f8d1 c000 	ldr.w	ip, [r1]
 8007ab4:	fa1f fe82 	uxth.w	lr, r2
 8007ab8:	fa1f f38c 	uxth.w	r3, ip
 8007abc:	eba3 030e 	sub.w	r3, r3, lr
 8007ac0:	4403      	add	r3, r0
 8007ac2:	0c12      	lsrs	r2, r2, #16
 8007ac4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007ac8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ad2:	45c1      	cmp	r9, r8
 8007ad4:	f841 3b04 	str.w	r3, [r1], #4
 8007ad8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007adc:	d2e6      	bcs.n	8007aac <quorem+0xa4>
 8007ade:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ae2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ae6:	b922      	cbnz	r2, 8007af2 <quorem+0xea>
 8007ae8:	3b04      	subs	r3, #4
 8007aea:	429d      	cmp	r5, r3
 8007aec:	461a      	mov	r2, r3
 8007aee:	d30b      	bcc.n	8007b08 <quorem+0x100>
 8007af0:	613c      	str	r4, [r7, #16]
 8007af2:	3601      	adds	r6, #1
 8007af4:	4630      	mov	r0, r6
 8007af6:	b003      	add	sp, #12
 8007af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afc:	6812      	ldr	r2, [r2, #0]
 8007afe:	3b04      	subs	r3, #4
 8007b00:	2a00      	cmp	r2, #0
 8007b02:	d1cb      	bne.n	8007a9c <quorem+0x94>
 8007b04:	3c01      	subs	r4, #1
 8007b06:	e7c6      	b.n	8007a96 <quorem+0x8e>
 8007b08:	6812      	ldr	r2, [r2, #0]
 8007b0a:	3b04      	subs	r3, #4
 8007b0c:	2a00      	cmp	r2, #0
 8007b0e:	d1ef      	bne.n	8007af0 <quorem+0xe8>
 8007b10:	3c01      	subs	r4, #1
 8007b12:	e7ea      	b.n	8007aea <quorem+0xe2>
 8007b14:	2000      	movs	r0, #0
 8007b16:	e7ee      	b.n	8007af6 <quorem+0xee>

08007b18 <_dtoa_r>:
 8007b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	ed2d 8b02 	vpush	{d8}
 8007b20:	69c7      	ldr	r7, [r0, #28]
 8007b22:	b091      	sub	sp, #68	@ 0x44
 8007b24:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007b28:	ec55 4b10 	vmov	r4, r5, d0
 8007b2c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007b2e:	9107      	str	r1, [sp, #28]
 8007b30:	4681      	mov	r9, r0
 8007b32:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b34:	930d      	str	r3, [sp, #52]	@ 0x34
 8007b36:	b97f      	cbnz	r7, 8007b58 <_dtoa_r+0x40>
 8007b38:	2010      	movs	r0, #16
 8007b3a:	f001 f8cf 	bl	8008cdc <malloc>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	f8c9 001c 	str.w	r0, [r9, #28]
 8007b44:	b920      	cbnz	r0, 8007b50 <_dtoa_r+0x38>
 8007b46:	4ba0      	ldr	r3, [pc, #640]	@ (8007dc8 <_dtoa_r+0x2b0>)
 8007b48:	21ef      	movs	r1, #239	@ 0xef
 8007b4a:	48a0      	ldr	r0, [pc, #640]	@ (8007dcc <_dtoa_r+0x2b4>)
 8007b4c:	f002 f870 	bl	8009c30 <__assert_func>
 8007b50:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b54:	6007      	str	r7, [r0, #0]
 8007b56:	60c7      	str	r7, [r0, #12]
 8007b58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b5c:	6819      	ldr	r1, [r3, #0]
 8007b5e:	b159      	cbz	r1, 8007b78 <_dtoa_r+0x60>
 8007b60:	685a      	ldr	r2, [r3, #4]
 8007b62:	604a      	str	r2, [r1, #4]
 8007b64:	2301      	movs	r3, #1
 8007b66:	4093      	lsls	r3, r2
 8007b68:	608b      	str	r3, [r1, #8]
 8007b6a:	4648      	mov	r0, r9
 8007b6c:	f001 f9be 	bl	8008eec <_Bfree>
 8007b70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b74:	2200      	movs	r2, #0
 8007b76:	601a      	str	r2, [r3, #0]
 8007b78:	1e2b      	subs	r3, r5, #0
 8007b7a:	bfbb      	ittet	lt
 8007b7c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b80:	9303      	strlt	r3, [sp, #12]
 8007b82:	2300      	movge	r3, #0
 8007b84:	2201      	movlt	r2, #1
 8007b86:	bfac      	ite	ge
 8007b88:	6033      	strge	r3, [r6, #0]
 8007b8a:	6032      	strlt	r2, [r6, #0]
 8007b8c:	4b90      	ldr	r3, [pc, #576]	@ (8007dd0 <_dtoa_r+0x2b8>)
 8007b8e:	9e03      	ldr	r6, [sp, #12]
 8007b90:	43b3      	bics	r3, r6
 8007b92:	d110      	bne.n	8007bb6 <_dtoa_r+0x9e>
 8007b94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b96:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8007ba0:	4323      	orrs	r3, r4
 8007ba2:	f000 84e6 	beq.w	8008572 <_dtoa_r+0xa5a>
 8007ba6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007ba8:	4f8a      	ldr	r7, [pc, #552]	@ (8007dd4 <_dtoa_r+0x2bc>)
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	f000 84e8 	beq.w	8008580 <_dtoa_r+0xa68>
 8007bb0:	1cfb      	adds	r3, r7, #3
 8007bb2:	f000 bce3 	b.w	800857c <_dtoa_r+0xa64>
 8007bb6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007bba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bc2:	d10a      	bne.n	8007bda <_dtoa_r+0xc2>
 8007bc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	6013      	str	r3, [r2, #0]
 8007bca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007bcc:	b113      	cbz	r3, 8007bd4 <_dtoa_r+0xbc>
 8007bce:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007bd0:	4b81      	ldr	r3, [pc, #516]	@ (8007dd8 <_dtoa_r+0x2c0>)
 8007bd2:	6013      	str	r3, [r2, #0]
 8007bd4:	4f81      	ldr	r7, [pc, #516]	@ (8007ddc <_dtoa_r+0x2c4>)
 8007bd6:	f000 bcd3 	b.w	8008580 <_dtoa_r+0xa68>
 8007bda:	aa0e      	add	r2, sp, #56	@ 0x38
 8007bdc:	a90f      	add	r1, sp, #60	@ 0x3c
 8007bde:	4648      	mov	r0, r9
 8007be0:	eeb0 0b48 	vmov.f64	d0, d8
 8007be4:	f001 fd1e 	bl	8009624 <__d2b>
 8007be8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8007bec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bee:	9001      	str	r0, [sp, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d045      	beq.n	8007c80 <_dtoa_r+0x168>
 8007bf4:	eeb0 7b48 	vmov.f64	d7, d8
 8007bf8:	ee18 1a90 	vmov	r1, s17
 8007bfc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007c00:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8007c04:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007c08:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007c0c:	2500      	movs	r5, #0
 8007c0e:	ee07 1a90 	vmov	s15, r1
 8007c12:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8007c16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007db0 <_dtoa_r+0x298>
 8007c1a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007c1e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8007db8 <_dtoa_r+0x2a0>
 8007c22:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007c26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007dc0 <_dtoa_r+0x2a8>
 8007c2a:	ee07 3a90 	vmov	s15, r3
 8007c2e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007c32:	eeb0 7b46 	vmov.f64	d7, d6
 8007c36:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007c3a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007c3e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c46:	ee16 8a90 	vmov	r8, s13
 8007c4a:	d508      	bpl.n	8007c5e <_dtoa_r+0x146>
 8007c4c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007c50:	eeb4 6b47 	vcmp.f64	d6, d7
 8007c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c58:	bf18      	it	ne
 8007c5a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8007c5e:	f1b8 0f16 	cmp.w	r8, #22
 8007c62:	d82b      	bhi.n	8007cbc <_dtoa_r+0x1a4>
 8007c64:	495e      	ldr	r1, [pc, #376]	@ (8007de0 <_dtoa_r+0x2c8>)
 8007c66:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8007c6a:	ed91 7b00 	vldr	d7, [r1]
 8007c6e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c76:	d501      	bpl.n	8007c7c <_dtoa_r+0x164>
 8007c78:	f108 38ff 	add.w	r8, r8, #4294967295
 8007c7c:	2100      	movs	r1, #0
 8007c7e:	e01e      	b.n	8007cbe <_dtoa_r+0x1a6>
 8007c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c82:	4413      	add	r3, r2
 8007c84:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8007c88:	2920      	cmp	r1, #32
 8007c8a:	bfc1      	itttt	gt
 8007c8c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8007c90:	408e      	lslgt	r6, r1
 8007c92:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8007c96:	fa24 f101 	lsrgt.w	r1, r4, r1
 8007c9a:	bfd6      	itet	le
 8007c9c:	f1c1 0120 	rsble	r1, r1, #32
 8007ca0:	4331      	orrgt	r1, r6
 8007ca2:	fa04 f101 	lslle.w	r1, r4, r1
 8007ca6:	ee07 1a90 	vmov	s15, r1
 8007caa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	ee17 1a90 	vmov	r1, s15
 8007cb4:	2501      	movs	r5, #1
 8007cb6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8007cba:	e7a8      	b.n	8007c0e <_dtoa_r+0xf6>
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	1ad2      	subs	r2, r2, r3
 8007cc0:	1e53      	subs	r3, r2, #1
 8007cc2:	9306      	str	r3, [sp, #24]
 8007cc4:	bf45      	ittet	mi
 8007cc6:	f1c2 0301 	rsbmi	r3, r2, #1
 8007cca:	9304      	strmi	r3, [sp, #16]
 8007ccc:	2300      	movpl	r3, #0
 8007cce:	2300      	movmi	r3, #0
 8007cd0:	bf4c      	ite	mi
 8007cd2:	9306      	strmi	r3, [sp, #24]
 8007cd4:	9304      	strpl	r3, [sp, #16]
 8007cd6:	f1b8 0f00 	cmp.w	r8, #0
 8007cda:	910c      	str	r1, [sp, #48]	@ 0x30
 8007cdc:	db18      	blt.n	8007d10 <_dtoa_r+0x1f8>
 8007cde:	9b06      	ldr	r3, [sp, #24]
 8007ce0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007ce4:	4443      	add	r3, r8
 8007ce6:	9306      	str	r3, [sp, #24]
 8007ce8:	2300      	movs	r3, #0
 8007cea:	9a07      	ldr	r2, [sp, #28]
 8007cec:	2a09      	cmp	r2, #9
 8007cee:	d845      	bhi.n	8007d7c <_dtoa_r+0x264>
 8007cf0:	2a05      	cmp	r2, #5
 8007cf2:	bfc4      	itt	gt
 8007cf4:	3a04      	subgt	r2, #4
 8007cf6:	9207      	strgt	r2, [sp, #28]
 8007cf8:	9a07      	ldr	r2, [sp, #28]
 8007cfa:	f1a2 0202 	sub.w	r2, r2, #2
 8007cfe:	bfcc      	ite	gt
 8007d00:	2400      	movgt	r4, #0
 8007d02:	2401      	movle	r4, #1
 8007d04:	2a03      	cmp	r2, #3
 8007d06:	d844      	bhi.n	8007d92 <_dtoa_r+0x27a>
 8007d08:	e8df f002 	tbb	[pc, r2]
 8007d0c:	0b173634 	.word	0x0b173634
 8007d10:	9b04      	ldr	r3, [sp, #16]
 8007d12:	2200      	movs	r2, #0
 8007d14:	eba3 0308 	sub.w	r3, r3, r8
 8007d18:	9304      	str	r3, [sp, #16]
 8007d1a:	920a      	str	r2, [sp, #40]	@ 0x28
 8007d1c:	f1c8 0300 	rsb	r3, r8, #0
 8007d20:	e7e3      	b.n	8007cea <_dtoa_r+0x1d2>
 8007d22:	2201      	movs	r2, #1
 8007d24:	9208      	str	r2, [sp, #32]
 8007d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d28:	eb08 0b02 	add.w	fp, r8, r2
 8007d2c:	f10b 0a01 	add.w	sl, fp, #1
 8007d30:	4652      	mov	r2, sl
 8007d32:	2a01      	cmp	r2, #1
 8007d34:	bfb8      	it	lt
 8007d36:	2201      	movlt	r2, #1
 8007d38:	e006      	b.n	8007d48 <_dtoa_r+0x230>
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	9208      	str	r2, [sp, #32]
 8007d3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d40:	2a00      	cmp	r2, #0
 8007d42:	dd29      	ble.n	8007d98 <_dtoa_r+0x280>
 8007d44:	4693      	mov	fp, r2
 8007d46:	4692      	mov	sl, r2
 8007d48:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	2004      	movs	r0, #4
 8007d50:	f100 0614 	add.w	r6, r0, #20
 8007d54:	4296      	cmp	r6, r2
 8007d56:	d926      	bls.n	8007da6 <_dtoa_r+0x28e>
 8007d58:	6079      	str	r1, [r7, #4]
 8007d5a:	4648      	mov	r0, r9
 8007d5c:	9305      	str	r3, [sp, #20]
 8007d5e:	f001 f885 	bl	8008e6c <_Balloc>
 8007d62:	9b05      	ldr	r3, [sp, #20]
 8007d64:	4607      	mov	r7, r0
 8007d66:	2800      	cmp	r0, #0
 8007d68:	d13e      	bne.n	8007de8 <_dtoa_r+0x2d0>
 8007d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8007de4 <_dtoa_r+0x2cc>)
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d72:	e6ea      	b.n	8007b4a <_dtoa_r+0x32>
 8007d74:	2200      	movs	r2, #0
 8007d76:	e7e1      	b.n	8007d3c <_dtoa_r+0x224>
 8007d78:	2200      	movs	r2, #0
 8007d7a:	e7d3      	b.n	8007d24 <_dtoa_r+0x20c>
 8007d7c:	2401      	movs	r4, #1
 8007d7e:	2200      	movs	r2, #0
 8007d80:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007d84:	f04f 3bff 	mov.w	fp, #4294967295
 8007d88:	2100      	movs	r1, #0
 8007d8a:	46da      	mov	sl, fp
 8007d8c:	2212      	movs	r2, #18
 8007d8e:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d90:	e7da      	b.n	8007d48 <_dtoa_r+0x230>
 8007d92:	2201      	movs	r2, #1
 8007d94:	9208      	str	r2, [sp, #32]
 8007d96:	e7f5      	b.n	8007d84 <_dtoa_r+0x26c>
 8007d98:	f04f 0b01 	mov.w	fp, #1
 8007d9c:	46da      	mov	sl, fp
 8007d9e:	465a      	mov	r2, fp
 8007da0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8007da4:	e7d0      	b.n	8007d48 <_dtoa_r+0x230>
 8007da6:	3101      	adds	r1, #1
 8007da8:	0040      	lsls	r0, r0, #1
 8007daa:	e7d1      	b.n	8007d50 <_dtoa_r+0x238>
 8007dac:	f3af 8000 	nop.w
 8007db0:	636f4361 	.word	0x636f4361
 8007db4:	3fd287a7 	.word	0x3fd287a7
 8007db8:	8b60c8b3 	.word	0x8b60c8b3
 8007dbc:	3fc68a28 	.word	0x3fc68a28
 8007dc0:	509f79fb 	.word	0x509f79fb
 8007dc4:	3fd34413 	.word	0x3fd34413
 8007dc8:	0800a437 	.word	0x0800a437
 8007dcc:	0800a44e 	.word	0x0800a44e
 8007dd0:	7ff00000 	.word	0x7ff00000
 8007dd4:	0800a433 	.word	0x0800a433
 8007dd8:	0800a3ff 	.word	0x0800a3ff
 8007ddc:	0800a3fe 	.word	0x0800a3fe
 8007de0:	0800a748 	.word	0x0800a748
 8007de4:	0800a4a6 	.word	0x0800a4a6
 8007de8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8007dec:	f1ba 0f0e 	cmp.w	sl, #14
 8007df0:	6010      	str	r0, [r2, #0]
 8007df2:	d86e      	bhi.n	8007ed2 <_dtoa_r+0x3ba>
 8007df4:	2c00      	cmp	r4, #0
 8007df6:	d06c      	beq.n	8007ed2 <_dtoa_r+0x3ba>
 8007df8:	f1b8 0f00 	cmp.w	r8, #0
 8007dfc:	f340 80b4 	ble.w	8007f68 <_dtoa_r+0x450>
 8007e00:	4ac8      	ldr	r2, [pc, #800]	@ (8008124 <_dtoa_r+0x60c>)
 8007e02:	f008 010f 	and.w	r1, r8, #15
 8007e06:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007e0a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8007e0e:	ed92 7b00 	vldr	d7, [r2]
 8007e12:	ea4f 1128 	mov.w	r1, r8, asr #4
 8007e16:	f000 809b 	beq.w	8007f50 <_dtoa_r+0x438>
 8007e1a:	4ac3      	ldr	r2, [pc, #780]	@ (8008128 <_dtoa_r+0x610>)
 8007e1c:	ed92 6b08 	vldr	d6, [r2, #32]
 8007e20:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007e24:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007e28:	f001 010f 	and.w	r1, r1, #15
 8007e2c:	2203      	movs	r2, #3
 8007e2e:	48be      	ldr	r0, [pc, #760]	@ (8008128 <_dtoa_r+0x610>)
 8007e30:	2900      	cmp	r1, #0
 8007e32:	f040 808f 	bne.w	8007f54 <_dtoa_r+0x43c>
 8007e36:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007e3a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007e3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e42:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007e44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e48:	2900      	cmp	r1, #0
 8007e4a:	f000 80b3 	beq.w	8007fb4 <_dtoa_r+0x49c>
 8007e4e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8007e52:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e5a:	f140 80ab 	bpl.w	8007fb4 <_dtoa_r+0x49c>
 8007e5e:	f1ba 0f00 	cmp.w	sl, #0
 8007e62:	f000 80a7 	beq.w	8007fb4 <_dtoa_r+0x49c>
 8007e66:	f1bb 0f00 	cmp.w	fp, #0
 8007e6a:	dd30      	ble.n	8007ece <_dtoa_r+0x3b6>
 8007e6c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8007e70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007e74:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e78:	f108 31ff 	add.w	r1, r8, #4294967295
 8007e7c:	9105      	str	r1, [sp, #20]
 8007e7e:	3201      	adds	r2, #1
 8007e80:	465c      	mov	r4, fp
 8007e82:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007e86:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8007e8a:	ee07 2a90 	vmov	s15, r2
 8007e8e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007e92:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007e96:	ee15 2a90 	vmov	r2, s11
 8007e9a:	ec51 0b15 	vmov	r0, r1, d5
 8007e9e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8007ea2:	2c00      	cmp	r4, #0
 8007ea4:	f040 808a 	bne.w	8007fbc <_dtoa_r+0x4a4>
 8007ea8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007eac:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007eb0:	ec41 0b17 	vmov	d7, r0, r1
 8007eb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ebc:	f300 826a 	bgt.w	8008394 <_dtoa_r+0x87c>
 8007ec0:	eeb1 7b47 	vneg.f64	d7, d7
 8007ec4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ecc:	d423      	bmi.n	8007f16 <_dtoa_r+0x3fe>
 8007ece:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007ed2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007ed4:	2a00      	cmp	r2, #0
 8007ed6:	f2c0 8129 	blt.w	800812c <_dtoa_r+0x614>
 8007eda:	f1b8 0f0e 	cmp.w	r8, #14
 8007ede:	f300 8125 	bgt.w	800812c <_dtoa_r+0x614>
 8007ee2:	4b90      	ldr	r3, [pc, #576]	@ (8008124 <_dtoa_r+0x60c>)
 8007ee4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007ee8:	ed93 6b00 	vldr	d6, [r3]
 8007eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f280 80c8 	bge.w	8008084 <_dtoa_r+0x56c>
 8007ef4:	f1ba 0f00 	cmp.w	sl, #0
 8007ef8:	f300 80c4 	bgt.w	8008084 <_dtoa_r+0x56c>
 8007efc:	d10b      	bne.n	8007f16 <_dtoa_r+0x3fe>
 8007efe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007f02:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007f06:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f0a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f12:	f2c0 823c 	blt.w	800838e <_dtoa_r+0x876>
 8007f16:	2400      	movs	r4, #0
 8007f18:	4625      	mov	r5, r4
 8007f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f1c:	43db      	mvns	r3, r3
 8007f1e:	9305      	str	r3, [sp, #20]
 8007f20:	463e      	mov	r6, r7
 8007f22:	f04f 0800 	mov.w	r8, #0
 8007f26:	4621      	mov	r1, r4
 8007f28:	4648      	mov	r0, r9
 8007f2a:	f000 ffdf 	bl	8008eec <_Bfree>
 8007f2e:	2d00      	cmp	r5, #0
 8007f30:	f000 80a2 	beq.w	8008078 <_dtoa_r+0x560>
 8007f34:	f1b8 0f00 	cmp.w	r8, #0
 8007f38:	d005      	beq.n	8007f46 <_dtoa_r+0x42e>
 8007f3a:	45a8      	cmp	r8, r5
 8007f3c:	d003      	beq.n	8007f46 <_dtoa_r+0x42e>
 8007f3e:	4641      	mov	r1, r8
 8007f40:	4648      	mov	r0, r9
 8007f42:	f000 ffd3 	bl	8008eec <_Bfree>
 8007f46:	4629      	mov	r1, r5
 8007f48:	4648      	mov	r0, r9
 8007f4a:	f000 ffcf 	bl	8008eec <_Bfree>
 8007f4e:	e093      	b.n	8008078 <_dtoa_r+0x560>
 8007f50:	2202      	movs	r2, #2
 8007f52:	e76c      	b.n	8007e2e <_dtoa_r+0x316>
 8007f54:	07cc      	lsls	r4, r1, #31
 8007f56:	d504      	bpl.n	8007f62 <_dtoa_r+0x44a>
 8007f58:	ed90 6b00 	vldr	d6, [r0]
 8007f5c:	3201      	adds	r2, #1
 8007f5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007f62:	1049      	asrs	r1, r1, #1
 8007f64:	3008      	adds	r0, #8
 8007f66:	e763      	b.n	8007e30 <_dtoa_r+0x318>
 8007f68:	d022      	beq.n	8007fb0 <_dtoa_r+0x498>
 8007f6a:	f1c8 0100 	rsb	r1, r8, #0
 8007f6e:	4a6d      	ldr	r2, [pc, #436]	@ (8008124 <_dtoa_r+0x60c>)
 8007f70:	f001 000f 	and.w	r0, r1, #15
 8007f74:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007f78:	ed92 7b00 	vldr	d7, [r2]
 8007f7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007f80:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007f84:	4868      	ldr	r0, [pc, #416]	@ (8008128 <_dtoa_r+0x610>)
 8007f86:	1109      	asrs	r1, r1, #4
 8007f88:	2400      	movs	r4, #0
 8007f8a:	2202      	movs	r2, #2
 8007f8c:	b929      	cbnz	r1, 8007f9a <_dtoa_r+0x482>
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	f43f af57 	beq.w	8007e42 <_dtoa_r+0x32a>
 8007f94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007f98:	e753      	b.n	8007e42 <_dtoa_r+0x32a>
 8007f9a:	07ce      	lsls	r6, r1, #31
 8007f9c:	d505      	bpl.n	8007faa <_dtoa_r+0x492>
 8007f9e:	ed90 6b00 	vldr	d6, [r0]
 8007fa2:	3201      	adds	r2, #1
 8007fa4:	2401      	movs	r4, #1
 8007fa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007faa:	1049      	asrs	r1, r1, #1
 8007fac:	3008      	adds	r0, #8
 8007fae:	e7ed      	b.n	8007f8c <_dtoa_r+0x474>
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	e746      	b.n	8007e42 <_dtoa_r+0x32a>
 8007fb4:	f8cd 8014 	str.w	r8, [sp, #20]
 8007fb8:	4654      	mov	r4, sl
 8007fba:	e762      	b.n	8007e82 <_dtoa_r+0x36a>
 8007fbc:	4a59      	ldr	r2, [pc, #356]	@ (8008124 <_dtoa_r+0x60c>)
 8007fbe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007fc2:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007fc6:	9a08      	ldr	r2, [sp, #32]
 8007fc8:	ec41 0b17 	vmov	d7, r0, r1
 8007fcc:	443c      	add	r4, r7
 8007fce:	b34a      	cbz	r2, 8008024 <_dtoa_r+0x50c>
 8007fd0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8007fd4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007fd8:	463e      	mov	r6, r7
 8007fda:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007fde:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007fe2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007fe6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007fea:	ee14 2a90 	vmov	r2, s9
 8007fee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007ff2:	3230      	adds	r2, #48	@ 0x30
 8007ff4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007ff8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008000:	f806 2b01 	strb.w	r2, [r6], #1
 8008004:	d438      	bmi.n	8008078 <_dtoa_r+0x560>
 8008006:	ee32 5b46 	vsub.f64	d5, d2, d6
 800800a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800800e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008012:	d46e      	bmi.n	80080f2 <_dtoa_r+0x5da>
 8008014:	42a6      	cmp	r6, r4
 8008016:	f43f af5a 	beq.w	8007ece <_dtoa_r+0x3b6>
 800801a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800801e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008022:	e7e0      	b.n	8007fe6 <_dtoa_r+0x4ce>
 8008024:	4621      	mov	r1, r4
 8008026:	463e      	mov	r6, r7
 8008028:	ee27 7b04 	vmul.f64	d7, d7, d4
 800802c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008030:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008034:	ee14 2a90 	vmov	r2, s9
 8008038:	3230      	adds	r2, #48	@ 0x30
 800803a:	f806 2b01 	strb.w	r2, [r6], #1
 800803e:	42a6      	cmp	r6, r4
 8008040:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008044:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008048:	d119      	bne.n	800807e <_dtoa_r+0x566>
 800804a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800804e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008052:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800805a:	dc4a      	bgt.n	80080f2 <_dtoa_r+0x5da>
 800805c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008060:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008068:	f57f af31 	bpl.w	8007ece <_dtoa_r+0x3b6>
 800806c:	460e      	mov	r6, r1
 800806e:	3901      	subs	r1, #1
 8008070:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008074:	2b30      	cmp	r3, #48	@ 0x30
 8008076:	d0f9      	beq.n	800806c <_dtoa_r+0x554>
 8008078:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800807c:	e027      	b.n	80080ce <_dtoa_r+0x5b6>
 800807e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008082:	e7d5      	b.n	8008030 <_dtoa_r+0x518>
 8008084:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008088:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800808c:	463e      	mov	r6, r7
 800808e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008092:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008096:	ee15 3a10 	vmov	r3, s10
 800809a:	3330      	adds	r3, #48	@ 0x30
 800809c:	f806 3b01 	strb.w	r3, [r6], #1
 80080a0:	1bf3      	subs	r3, r6, r7
 80080a2:	459a      	cmp	sl, r3
 80080a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80080a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80080ac:	d132      	bne.n	8008114 <_dtoa_r+0x5fc>
 80080ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 80080b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80080b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080ba:	dc18      	bgt.n	80080ee <_dtoa_r+0x5d6>
 80080bc:	eeb4 7b46 	vcmp.f64	d7, d6
 80080c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080c4:	d103      	bne.n	80080ce <_dtoa_r+0x5b6>
 80080c6:	ee15 3a10 	vmov	r3, s10
 80080ca:	07db      	lsls	r3, r3, #31
 80080cc:	d40f      	bmi.n	80080ee <_dtoa_r+0x5d6>
 80080ce:	9901      	ldr	r1, [sp, #4]
 80080d0:	4648      	mov	r0, r9
 80080d2:	f000 ff0b 	bl	8008eec <_Bfree>
 80080d6:	2300      	movs	r3, #0
 80080d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80080da:	7033      	strb	r3, [r6, #0]
 80080dc:	f108 0301 	add.w	r3, r8, #1
 80080e0:	6013      	str	r3, [r2, #0]
 80080e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 824b 	beq.w	8008580 <_dtoa_r+0xa68>
 80080ea:	601e      	str	r6, [r3, #0]
 80080ec:	e248      	b.n	8008580 <_dtoa_r+0xa68>
 80080ee:	f8cd 8014 	str.w	r8, [sp, #20]
 80080f2:	4633      	mov	r3, r6
 80080f4:	461e      	mov	r6, r3
 80080f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080fa:	2a39      	cmp	r2, #57	@ 0x39
 80080fc:	d106      	bne.n	800810c <_dtoa_r+0x5f4>
 80080fe:	429f      	cmp	r7, r3
 8008100:	d1f8      	bne.n	80080f4 <_dtoa_r+0x5dc>
 8008102:	9a05      	ldr	r2, [sp, #20]
 8008104:	3201      	adds	r2, #1
 8008106:	9205      	str	r2, [sp, #20]
 8008108:	2230      	movs	r2, #48	@ 0x30
 800810a:	703a      	strb	r2, [r7, #0]
 800810c:	781a      	ldrb	r2, [r3, #0]
 800810e:	3201      	adds	r2, #1
 8008110:	701a      	strb	r2, [r3, #0]
 8008112:	e7b1      	b.n	8008078 <_dtoa_r+0x560>
 8008114:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008118:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800811c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008120:	d1b5      	bne.n	800808e <_dtoa_r+0x576>
 8008122:	e7d4      	b.n	80080ce <_dtoa_r+0x5b6>
 8008124:	0800a748 	.word	0x0800a748
 8008128:	0800a720 	.word	0x0800a720
 800812c:	9908      	ldr	r1, [sp, #32]
 800812e:	2900      	cmp	r1, #0
 8008130:	f000 80e9 	beq.w	8008306 <_dtoa_r+0x7ee>
 8008134:	9907      	ldr	r1, [sp, #28]
 8008136:	2901      	cmp	r1, #1
 8008138:	f300 80cb 	bgt.w	80082d2 <_dtoa_r+0x7ba>
 800813c:	2d00      	cmp	r5, #0
 800813e:	f000 80c4 	beq.w	80082ca <_dtoa_r+0x7b2>
 8008142:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008146:	9e04      	ldr	r6, [sp, #16]
 8008148:	461c      	mov	r4, r3
 800814a:	9305      	str	r3, [sp, #20]
 800814c:	9b04      	ldr	r3, [sp, #16]
 800814e:	4413      	add	r3, r2
 8008150:	9304      	str	r3, [sp, #16]
 8008152:	9b06      	ldr	r3, [sp, #24]
 8008154:	2101      	movs	r1, #1
 8008156:	4413      	add	r3, r2
 8008158:	4648      	mov	r0, r9
 800815a:	9306      	str	r3, [sp, #24]
 800815c:	f000 ffc4 	bl	80090e8 <__i2b>
 8008160:	9b05      	ldr	r3, [sp, #20]
 8008162:	4605      	mov	r5, r0
 8008164:	b166      	cbz	r6, 8008180 <_dtoa_r+0x668>
 8008166:	9a06      	ldr	r2, [sp, #24]
 8008168:	2a00      	cmp	r2, #0
 800816a:	dd09      	ble.n	8008180 <_dtoa_r+0x668>
 800816c:	42b2      	cmp	r2, r6
 800816e:	9904      	ldr	r1, [sp, #16]
 8008170:	bfa8      	it	ge
 8008172:	4632      	movge	r2, r6
 8008174:	1a89      	subs	r1, r1, r2
 8008176:	9104      	str	r1, [sp, #16]
 8008178:	9906      	ldr	r1, [sp, #24]
 800817a:	1ab6      	subs	r6, r6, r2
 800817c:	1a8a      	subs	r2, r1, r2
 800817e:	9206      	str	r2, [sp, #24]
 8008180:	b30b      	cbz	r3, 80081c6 <_dtoa_r+0x6ae>
 8008182:	9a08      	ldr	r2, [sp, #32]
 8008184:	2a00      	cmp	r2, #0
 8008186:	f000 80c5 	beq.w	8008314 <_dtoa_r+0x7fc>
 800818a:	2c00      	cmp	r4, #0
 800818c:	f000 80bf 	beq.w	800830e <_dtoa_r+0x7f6>
 8008190:	4629      	mov	r1, r5
 8008192:	4622      	mov	r2, r4
 8008194:	4648      	mov	r0, r9
 8008196:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008198:	f001 f85e 	bl	8009258 <__pow5mult>
 800819c:	9a01      	ldr	r2, [sp, #4]
 800819e:	4601      	mov	r1, r0
 80081a0:	4605      	mov	r5, r0
 80081a2:	4648      	mov	r0, r9
 80081a4:	f000 ffb6 	bl	8009114 <__multiply>
 80081a8:	9901      	ldr	r1, [sp, #4]
 80081aa:	9005      	str	r0, [sp, #20]
 80081ac:	4648      	mov	r0, r9
 80081ae:	f000 fe9d 	bl	8008eec <_Bfree>
 80081b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081b4:	1b1b      	subs	r3, r3, r4
 80081b6:	f000 80b0 	beq.w	800831a <_dtoa_r+0x802>
 80081ba:	9905      	ldr	r1, [sp, #20]
 80081bc:	461a      	mov	r2, r3
 80081be:	4648      	mov	r0, r9
 80081c0:	f001 f84a 	bl	8009258 <__pow5mult>
 80081c4:	9001      	str	r0, [sp, #4]
 80081c6:	2101      	movs	r1, #1
 80081c8:	4648      	mov	r0, r9
 80081ca:	f000 ff8d 	bl	80090e8 <__i2b>
 80081ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081d0:	4604      	mov	r4, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	f000 81da 	beq.w	800858c <_dtoa_r+0xa74>
 80081d8:	461a      	mov	r2, r3
 80081da:	4601      	mov	r1, r0
 80081dc:	4648      	mov	r0, r9
 80081de:	f001 f83b 	bl	8009258 <__pow5mult>
 80081e2:	9b07      	ldr	r3, [sp, #28]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	4604      	mov	r4, r0
 80081e8:	f300 80a0 	bgt.w	800832c <_dtoa_r+0x814>
 80081ec:	9b02      	ldr	r3, [sp, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	f040 8096 	bne.w	8008320 <_dtoa_r+0x808>
 80081f4:	9b03      	ldr	r3, [sp, #12]
 80081f6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80081fa:	2a00      	cmp	r2, #0
 80081fc:	f040 8092 	bne.w	8008324 <_dtoa_r+0x80c>
 8008200:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008204:	0d12      	lsrs	r2, r2, #20
 8008206:	0512      	lsls	r2, r2, #20
 8008208:	2a00      	cmp	r2, #0
 800820a:	f000 808d 	beq.w	8008328 <_dtoa_r+0x810>
 800820e:	9b04      	ldr	r3, [sp, #16]
 8008210:	3301      	adds	r3, #1
 8008212:	9304      	str	r3, [sp, #16]
 8008214:	9b06      	ldr	r3, [sp, #24]
 8008216:	3301      	adds	r3, #1
 8008218:	9306      	str	r3, [sp, #24]
 800821a:	2301      	movs	r3, #1
 800821c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800821e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 81b9 	beq.w	8008598 <_dtoa_r+0xa80>
 8008226:	6922      	ldr	r2, [r4, #16]
 8008228:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800822c:	6910      	ldr	r0, [r2, #16]
 800822e:	f000 ff0f 	bl	8009050 <__hi0bits>
 8008232:	f1c0 0020 	rsb	r0, r0, #32
 8008236:	9b06      	ldr	r3, [sp, #24]
 8008238:	4418      	add	r0, r3
 800823a:	f010 001f 	ands.w	r0, r0, #31
 800823e:	f000 8081 	beq.w	8008344 <_dtoa_r+0x82c>
 8008242:	f1c0 0220 	rsb	r2, r0, #32
 8008246:	2a04      	cmp	r2, #4
 8008248:	dd73      	ble.n	8008332 <_dtoa_r+0x81a>
 800824a:	9b04      	ldr	r3, [sp, #16]
 800824c:	f1c0 001c 	rsb	r0, r0, #28
 8008250:	4403      	add	r3, r0
 8008252:	9304      	str	r3, [sp, #16]
 8008254:	9b06      	ldr	r3, [sp, #24]
 8008256:	4406      	add	r6, r0
 8008258:	4403      	add	r3, r0
 800825a:	9306      	str	r3, [sp, #24]
 800825c:	9b04      	ldr	r3, [sp, #16]
 800825e:	2b00      	cmp	r3, #0
 8008260:	dd05      	ble.n	800826e <_dtoa_r+0x756>
 8008262:	9901      	ldr	r1, [sp, #4]
 8008264:	461a      	mov	r2, r3
 8008266:	4648      	mov	r0, r9
 8008268:	f001 f850 	bl	800930c <__lshift>
 800826c:	9001      	str	r0, [sp, #4]
 800826e:	9b06      	ldr	r3, [sp, #24]
 8008270:	2b00      	cmp	r3, #0
 8008272:	dd05      	ble.n	8008280 <_dtoa_r+0x768>
 8008274:	4621      	mov	r1, r4
 8008276:	461a      	mov	r2, r3
 8008278:	4648      	mov	r0, r9
 800827a:	f001 f847 	bl	800930c <__lshift>
 800827e:	4604      	mov	r4, r0
 8008280:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008282:	2b00      	cmp	r3, #0
 8008284:	d060      	beq.n	8008348 <_dtoa_r+0x830>
 8008286:	9801      	ldr	r0, [sp, #4]
 8008288:	4621      	mov	r1, r4
 800828a:	f001 f8ab 	bl	80093e4 <__mcmp>
 800828e:	2800      	cmp	r0, #0
 8008290:	da5a      	bge.n	8008348 <_dtoa_r+0x830>
 8008292:	f108 33ff 	add.w	r3, r8, #4294967295
 8008296:	9305      	str	r3, [sp, #20]
 8008298:	9901      	ldr	r1, [sp, #4]
 800829a:	2300      	movs	r3, #0
 800829c:	220a      	movs	r2, #10
 800829e:	4648      	mov	r0, r9
 80082a0:	f000 fe46 	bl	8008f30 <__multadd>
 80082a4:	9b08      	ldr	r3, [sp, #32]
 80082a6:	9001      	str	r0, [sp, #4]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 8177 	beq.w	800859c <_dtoa_r+0xa84>
 80082ae:	4629      	mov	r1, r5
 80082b0:	2300      	movs	r3, #0
 80082b2:	220a      	movs	r2, #10
 80082b4:	4648      	mov	r0, r9
 80082b6:	f000 fe3b 	bl	8008f30 <__multadd>
 80082ba:	f1bb 0f00 	cmp.w	fp, #0
 80082be:	4605      	mov	r5, r0
 80082c0:	dc6e      	bgt.n	80083a0 <_dtoa_r+0x888>
 80082c2:	9b07      	ldr	r3, [sp, #28]
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	dc48      	bgt.n	800835a <_dtoa_r+0x842>
 80082c8:	e06a      	b.n	80083a0 <_dtoa_r+0x888>
 80082ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082cc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80082d0:	e739      	b.n	8008146 <_dtoa_r+0x62e>
 80082d2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80082d6:	42a3      	cmp	r3, r4
 80082d8:	db07      	blt.n	80082ea <_dtoa_r+0x7d2>
 80082da:	f1ba 0f00 	cmp.w	sl, #0
 80082de:	eba3 0404 	sub.w	r4, r3, r4
 80082e2:	db0b      	blt.n	80082fc <_dtoa_r+0x7e4>
 80082e4:	9e04      	ldr	r6, [sp, #16]
 80082e6:	4652      	mov	r2, sl
 80082e8:	e72f      	b.n	800814a <_dtoa_r+0x632>
 80082ea:	1ae2      	subs	r2, r4, r3
 80082ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082ee:	9e04      	ldr	r6, [sp, #16]
 80082f0:	4413      	add	r3, r2
 80082f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80082f4:	4652      	mov	r2, sl
 80082f6:	4623      	mov	r3, r4
 80082f8:	2400      	movs	r4, #0
 80082fa:	e726      	b.n	800814a <_dtoa_r+0x632>
 80082fc:	9a04      	ldr	r2, [sp, #16]
 80082fe:	eba2 060a 	sub.w	r6, r2, sl
 8008302:	2200      	movs	r2, #0
 8008304:	e721      	b.n	800814a <_dtoa_r+0x632>
 8008306:	9e04      	ldr	r6, [sp, #16]
 8008308:	9d08      	ldr	r5, [sp, #32]
 800830a:	461c      	mov	r4, r3
 800830c:	e72a      	b.n	8008164 <_dtoa_r+0x64c>
 800830e:	9a01      	ldr	r2, [sp, #4]
 8008310:	9205      	str	r2, [sp, #20]
 8008312:	e752      	b.n	80081ba <_dtoa_r+0x6a2>
 8008314:	9901      	ldr	r1, [sp, #4]
 8008316:	461a      	mov	r2, r3
 8008318:	e751      	b.n	80081be <_dtoa_r+0x6a6>
 800831a:	9b05      	ldr	r3, [sp, #20]
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	e752      	b.n	80081c6 <_dtoa_r+0x6ae>
 8008320:	2300      	movs	r3, #0
 8008322:	e77b      	b.n	800821c <_dtoa_r+0x704>
 8008324:	9b02      	ldr	r3, [sp, #8]
 8008326:	e779      	b.n	800821c <_dtoa_r+0x704>
 8008328:	920b      	str	r2, [sp, #44]	@ 0x2c
 800832a:	e778      	b.n	800821e <_dtoa_r+0x706>
 800832c:	2300      	movs	r3, #0
 800832e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008330:	e779      	b.n	8008226 <_dtoa_r+0x70e>
 8008332:	d093      	beq.n	800825c <_dtoa_r+0x744>
 8008334:	9b04      	ldr	r3, [sp, #16]
 8008336:	321c      	adds	r2, #28
 8008338:	4413      	add	r3, r2
 800833a:	9304      	str	r3, [sp, #16]
 800833c:	9b06      	ldr	r3, [sp, #24]
 800833e:	4416      	add	r6, r2
 8008340:	4413      	add	r3, r2
 8008342:	e78a      	b.n	800825a <_dtoa_r+0x742>
 8008344:	4602      	mov	r2, r0
 8008346:	e7f5      	b.n	8008334 <_dtoa_r+0x81c>
 8008348:	f1ba 0f00 	cmp.w	sl, #0
 800834c:	f8cd 8014 	str.w	r8, [sp, #20]
 8008350:	46d3      	mov	fp, sl
 8008352:	dc21      	bgt.n	8008398 <_dtoa_r+0x880>
 8008354:	9b07      	ldr	r3, [sp, #28]
 8008356:	2b02      	cmp	r3, #2
 8008358:	dd1e      	ble.n	8008398 <_dtoa_r+0x880>
 800835a:	f1bb 0f00 	cmp.w	fp, #0
 800835e:	f47f addc 	bne.w	8007f1a <_dtoa_r+0x402>
 8008362:	4621      	mov	r1, r4
 8008364:	465b      	mov	r3, fp
 8008366:	2205      	movs	r2, #5
 8008368:	4648      	mov	r0, r9
 800836a:	f000 fde1 	bl	8008f30 <__multadd>
 800836e:	4601      	mov	r1, r0
 8008370:	4604      	mov	r4, r0
 8008372:	9801      	ldr	r0, [sp, #4]
 8008374:	f001 f836 	bl	80093e4 <__mcmp>
 8008378:	2800      	cmp	r0, #0
 800837a:	f77f adce 	ble.w	8007f1a <_dtoa_r+0x402>
 800837e:	463e      	mov	r6, r7
 8008380:	2331      	movs	r3, #49	@ 0x31
 8008382:	f806 3b01 	strb.w	r3, [r6], #1
 8008386:	9b05      	ldr	r3, [sp, #20]
 8008388:	3301      	adds	r3, #1
 800838a:	9305      	str	r3, [sp, #20]
 800838c:	e5c9      	b.n	8007f22 <_dtoa_r+0x40a>
 800838e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008392:	4654      	mov	r4, sl
 8008394:	4625      	mov	r5, r4
 8008396:	e7f2      	b.n	800837e <_dtoa_r+0x866>
 8008398:	9b08      	ldr	r3, [sp, #32]
 800839a:	2b00      	cmp	r3, #0
 800839c:	f000 8102 	beq.w	80085a4 <_dtoa_r+0xa8c>
 80083a0:	2e00      	cmp	r6, #0
 80083a2:	dd05      	ble.n	80083b0 <_dtoa_r+0x898>
 80083a4:	4629      	mov	r1, r5
 80083a6:	4632      	mov	r2, r6
 80083a8:	4648      	mov	r0, r9
 80083aa:	f000 ffaf 	bl	800930c <__lshift>
 80083ae:	4605      	mov	r5, r0
 80083b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d058      	beq.n	8008468 <_dtoa_r+0x950>
 80083b6:	6869      	ldr	r1, [r5, #4]
 80083b8:	4648      	mov	r0, r9
 80083ba:	f000 fd57 	bl	8008e6c <_Balloc>
 80083be:	4606      	mov	r6, r0
 80083c0:	b928      	cbnz	r0, 80083ce <_dtoa_r+0x8b6>
 80083c2:	4b82      	ldr	r3, [pc, #520]	@ (80085cc <_dtoa_r+0xab4>)
 80083c4:	4602      	mov	r2, r0
 80083c6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80083ca:	f7ff bbbe 	b.w	8007b4a <_dtoa_r+0x32>
 80083ce:	692a      	ldr	r2, [r5, #16]
 80083d0:	3202      	adds	r2, #2
 80083d2:	0092      	lsls	r2, r2, #2
 80083d4:	f105 010c 	add.w	r1, r5, #12
 80083d8:	300c      	adds	r0, #12
 80083da:	f7ff fafe 	bl	80079da <memcpy>
 80083de:	2201      	movs	r2, #1
 80083e0:	4631      	mov	r1, r6
 80083e2:	4648      	mov	r0, r9
 80083e4:	f000 ff92 	bl	800930c <__lshift>
 80083e8:	1c7b      	adds	r3, r7, #1
 80083ea:	9304      	str	r3, [sp, #16]
 80083ec:	eb07 030b 	add.w	r3, r7, fp
 80083f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80083f2:	9b02      	ldr	r3, [sp, #8]
 80083f4:	f003 0301 	and.w	r3, r3, #1
 80083f8:	46a8      	mov	r8, r5
 80083fa:	9308      	str	r3, [sp, #32]
 80083fc:	4605      	mov	r5, r0
 80083fe:	9b04      	ldr	r3, [sp, #16]
 8008400:	9801      	ldr	r0, [sp, #4]
 8008402:	4621      	mov	r1, r4
 8008404:	f103 3bff 	add.w	fp, r3, #4294967295
 8008408:	f7ff fafe 	bl	8007a08 <quorem>
 800840c:	4641      	mov	r1, r8
 800840e:	9002      	str	r0, [sp, #8]
 8008410:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008414:	9801      	ldr	r0, [sp, #4]
 8008416:	f000 ffe5 	bl	80093e4 <__mcmp>
 800841a:	462a      	mov	r2, r5
 800841c:	9006      	str	r0, [sp, #24]
 800841e:	4621      	mov	r1, r4
 8008420:	4648      	mov	r0, r9
 8008422:	f000 fffb 	bl	800941c <__mdiff>
 8008426:	68c2      	ldr	r2, [r0, #12]
 8008428:	4606      	mov	r6, r0
 800842a:	b9fa      	cbnz	r2, 800846c <_dtoa_r+0x954>
 800842c:	4601      	mov	r1, r0
 800842e:	9801      	ldr	r0, [sp, #4]
 8008430:	f000 ffd8 	bl	80093e4 <__mcmp>
 8008434:	4602      	mov	r2, r0
 8008436:	4631      	mov	r1, r6
 8008438:	4648      	mov	r0, r9
 800843a:	920a      	str	r2, [sp, #40]	@ 0x28
 800843c:	f000 fd56 	bl	8008eec <_Bfree>
 8008440:	9b07      	ldr	r3, [sp, #28]
 8008442:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008444:	9e04      	ldr	r6, [sp, #16]
 8008446:	ea42 0103 	orr.w	r1, r2, r3
 800844a:	9b08      	ldr	r3, [sp, #32]
 800844c:	4319      	orrs	r1, r3
 800844e:	d10f      	bne.n	8008470 <_dtoa_r+0x958>
 8008450:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008454:	d028      	beq.n	80084a8 <_dtoa_r+0x990>
 8008456:	9b06      	ldr	r3, [sp, #24]
 8008458:	2b00      	cmp	r3, #0
 800845a:	dd02      	ble.n	8008462 <_dtoa_r+0x94a>
 800845c:	9b02      	ldr	r3, [sp, #8]
 800845e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008462:	f88b a000 	strb.w	sl, [fp]
 8008466:	e55e      	b.n	8007f26 <_dtoa_r+0x40e>
 8008468:	4628      	mov	r0, r5
 800846a:	e7bd      	b.n	80083e8 <_dtoa_r+0x8d0>
 800846c:	2201      	movs	r2, #1
 800846e:	e7e2      	b.n	8008436 <_dtoa_r+0x91e>
 8008470:	9b06      	ldr	r3, [sp, #24]
 8008472:	2b00      	cmp	r3, #0
 8008474:	db04      	blt.n	8008480 <_dtoa_r+0x968>
 8008476:	9907      	ldr	r1, [sp, #28]
 8008478:	430b      	orrs	r3, r1
 800847a:	9908      	ldr	r1, [sp, #32]
 800847c:	430b      	orrs	r3, r1
 800847e:	d120      	bne.n	80084c2 <_dtoa_r+0x9aa>
 8008480:	2a00      	cmp	r2, #0
 8008482:	ddee      	ble.n	8008462 <_dtoa_r+0x94a>
 8008484:	9901      	ldr	r1, [sp, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	4648      	mov	r0, r9
 800848a:	f000 ff3f 	bl	800930c <__lshift>
 800848e:	4621      	mov	r1, r4
 8008490:	9001      	str	r0, [sp, #4]
 8008492:	f000 ffa7 	bl	80093e4 <__mcmp>
 8008496:	2800      	cmp	r0, #0
 8008498:	dc03      	bgt.n	80084a2 <_dtoa_r+0x98a>
 800849a:	d1e2      	bne.n	8008462 <_dtoa_r+0x94a>
 800849c:	f01a 0f01 	tst.w	sl, #1
 80084a0:	d0df      	beq.n	8008462 <_dtoa_r+0x94a>
 80084a2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80084a6:	d1d9      	bne.n	800845c <_dtoa_r+0x944>
 80084a8:	2339      	movs	r3, #57	@ 0x39
 80084aa:	f88b 3000 	strb.w	r3, [fp]
 80084ae:	4633      	mov	r3, r6
 80084b0:	461e      	mov	r6, r3
 80084b2:	3b01      	subs	r3, #1
 80084b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80084b8:	2a39      	cmp	r2, #57	@ 0x39
 80084ba:	d052      	beq.n	8008562 <_dtoa_r+0xa4a>
 80084bc:	3201      	adds	r2, #1
 80084be:	701a      	strb	r2, [r3, #0]
 80084c0:	e531      	b.n	8007f26 <_dtoa_r+0x40e>
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	dd07      	ble.n	80084d6 <_dtoa_r+0x9be>
 80084c6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80084ca:	d0ed      	beq.n	80084a8 <_dtoa_r+0x990>
 80084cc:	f10a 0301 	add.w	r3, sl, #1
 80084d0:	f88b 3000 	strb.w	r3, [fp]
 80084d4:	e527      	b.n	8007f26 <_dtoa_r+0x40e>
 80084d6:	9b04      	ldr	r3, [sp, #16]
 80084d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084da:	f803 ac01 	strb.w	sl, [r3, #-1]
 80084de:	4293      	cmp	r3, r2
 80084e0:	d029      	beq.n	8008536 <_dtoa_r+0xa1e>
 80084e2:	9901      	ldr	r1, [sp, #4]
 80084e4:	2300      	movs	r3, #0
 80084e6:	220a      	movs	r2, #10
 80084e8:	4648      	mov	r0, r9
 80084ea:	f000 fd21 	bl	8008f30 <__multadd>
 80084ee:	45a8      	cmp	r8, r5
 80084f0:	9001      	str	r0, [sp, #4]
 80084f2:	f04f 0300 	mov.w	r3, #0
 80084f6:	f04f 020a 	mov.w	r2, #10
 80084fa:	4641      	mov	r1, r8
 80084fc:	4648      	mov	r0, r9
 80084fe:	d107      	bne.n	8008510 <_dtoa_r+0x9f8>
 8008500:	f000 fd16 	bl	8008f30 <__multadd>
 8008504:	4680      	mov	r8, r0
 8008506:	4605      	mov	r5, r0
 8008508:	9b04      	ldr	r3, [sp, #16]
 800850a:	3301      	adds	r3, #1
 800850c:	9304      	str	r3, [sp, #16]
 800850e:	e776      	b.n	80083fe <_dtoa_r+0x8e6>
 8008510:	f000 fd0e 	bl	8008f30 <__multadd>
 8008514:	4629      	mov	r1, r5
 8008516:	4680      	mov	r8, r0
 8008518:	2300      	movs	r3, #0
 800851a:	220a      	movs	r2, #10
 800851c:	4648      	mov	r0, r9
 800851e:	f000 fd07 	bl	8008f30 <__multadd>
 8008522:	4605      	mov	r5, r0
 8008524:	e7f0      	b.n	8008508 <_dtoa_r+0x9f0>
 8008526:	f1bb 0f00 	cmp.w	fp, #0
 800852a:	bfcc      	ite	gt
 800852c:	465e      	movgt	r6, fp
 800852e:	2601      	movle	r6, #1
 8008530:	443e      	add	r6, r7
 8008532:	f04f 0800 	mov.w	r8, #0
 8008536:	9901      	ldr	r1, [sp, #4]
 8008538:	2201      	movs	r2, #1
 800853a:	4648      	mov	r0, r9
 800853c:	f000 fee6 	bl	800930c <__lshift>
 8008540:	4621      	mov	r1, r4
 8008542:	9001      	str	r0, [sp, #4]
 8008544:	f000 ff4e 	bl	80093e4 <__mcmp>
 8008548:	2800      	cmp	r0, #0
 800854a:	dcb0      	bgt.n	80084ae <_dtoa_r+0x996>
 800854c:	d102      	bne.n	8008554 <_dtoa_r+0xa3c>
 800854e:	f01a 0f01 	tst.w	sl, #1
 8008552:	d1ac      	bne.n	80084ae <_dtoa_r+0x996>
 8008554:	4633      	mov	r3, r6
 8008556:	461e      	mov	r6, r3
 8008558:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800855c:	2a30      	cmp	r2, #48	@ 0x30
 800855e:	d0fa      	beq.n	8008556 <_dtoa_r+0xa3e>
 8008560:	e4e1      	b.n	8007f26 <_dtoa_r+0x40e>
 8008562:	429f      	cmp	r7, r3
 8008564:	d1a4      	bne.n	80084b0 <_dtoa_r+0x998>
 8008566:	9b05      	ldr	r3, [sp, #20]
 8008568:	3301      	adds	r3, #1
 800856a:	9305      	str	r3, [sp, #20]
 800856c:	2331      	movs	r3, #49	@ 0x31
 800856e:	703b      	strb	r3, [r7, #0]
 8008570:	e4d9      	b.n	8007f26 <_dtoa_r+0x40e>
 8008572:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008574:	4f16      	ldr	r7, [pc, #88]	@ (80085d0 <_dtoa_r+0xab8>)
 8008576:	b11b      	cbz	r3, 8008580 <_dtoa_r+0xa68>
 8008578:	f107 0308 	add.w	r3, r7, #8
 800857c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	4638      	mov	r0, r7
 8008582:	b011      	add	sp, #68	@ 0x44
 8008584:	ecbd 8b02 	vpop	{d8}
 8008588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800858c:	9b07      	ldr	r3, [sp, #28]
 800858e:	2b01      	cmp	r3, #1
 8008590:	f77f ae2c 	ble.w	80081ec <_dtoa_r+0x6d4>
 8008594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008596:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008598:	2001      	movs	r0, #1
 800859a:	e64c      	b.n	8008236 <_dtoa_r+0x71e>
 800859c:	f1bb 0f00 	cmp.w	fp, #0
 80085a0:	f77f aed8 	ble.w	8008354 <_dtoa_r+0x83c>
 80085a4:	463e      	mov	r6, r7
 80085a6:	9801      	ldr	r0, [sp, #4]
 80085a8:	4621      	mov	r1, r4
 80085aa:	f7ff fa2d 	bl	8007a08 <quorem>
 80085ae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80085b2:	f806 ab01 	strb.w	sl, [r6], #1
 80085b6:	1bf2      	subs	r2, r6, r7
 80085b8:	4593      	cmp	fp, r2
 80085ba:	ddb4      	ble.n	8008526 <_dtoa_r+0xa0e>
 80085bc:	9901      	ldr	r1, [sp, #4]
 80085be:	2300      	movs	r3, #0
 80085c0:	220a      	movs	r2, #10
 80085c2:	4648      	mov	r0, r9
 80085c4:	f000 fcb4 	bl	8008f30 <__multadd>
 80085c8:	9001      	str	r0, [sp, #4]
 80085ca:	e7ec      	b.n	80085a6 <_dtoa_r+0xa8e>
 80085cc:	0800a4a6 	.word	0x0800a4a6
 80085d0:	0800a42a 	.word	0x0800a42a

080085d4 <_free_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	4605      	mov	r5, r0
 80085d8:	2900      	cmp	r1, #0
 80085da:	d041      	beq.n	8008660 <_free_r+0x8c>
 80085dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e0:	1f0c      	subs	r4, r1, #4
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	bfb8      	it	lt
 80085e6:	18e4      	addlt	r4, r4, r3
 80085e8:	f000 fc34 	bl	8008e54 <__malloc_lock>
 80085ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008664 <_free_r+0x90>)
 80085ee:	6813      	ldr	r3, [r2, #0]
 80085f0:	b933      	cbnz	r3, 8008600 <_free_r+0x2c>
 80085f2:	6063      	str	r3, [r4, #4]
 80085f4:	6014      	str	r4, [r2, #0]
 80085f6:	4628      	mov	r0, r5
 80085f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085fc:	f000 bc30 	b.w	8008e60 <__malloc_unlock>
 8008600:	42a3      	cmp	r3, r4
 8008602:	d908      	bls.n	8008616 <_free_r+0x42>
 8008604:	6820      	ldr	r0, [r4, #0]
 8008606:	1821      	adds	r1, r4, r0
 8008608:	428b      	cmp	r3, r1
 800860a:	bf01      	itttt	eq
 800860c:	6819      	ldreq	r1, [r3, #0]
 800860e:	685b      	ldreq	r3, [r3, #4]
 8008610:	1809      	addeq	r1, r1, r0
 8008612:	6021      	streq	r1, [r4, #0]
 8008614:	e7ed      	b.n	80085f2 <_free_r+0x1e>
 8008616:	461a      	mov	r2, r3
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	b10b      	cbz	r3, 8008620 <_free_r+0x4c>
 800861c:	42a3      	cmp	r3, r4
 800861e:	d9fa      	bls.n	8008616 <_free_r+0x42>
 8008620:	6811      	ldr	r1, [r2, #0]
 8008622:	1850      	adds	r0, r2, r1
 8008624:	42a0      	cmp	r0, r4
 8008626:	d10b      	bne.n	8008640 <_free_r+0x6c>
 8008628:	6820      	ldr	r0, [r4, #0]
 800862a:	4401      	add	r1, r0
 800862c:	1850      	adds	r0, r2, r1
 800862e:	4283      	cmp	r3, r0
 8008630:	6011      	str	r1, [r2, #0]
 8008632:	d1e0      	bne.n	80085f6 <_free_r+0x22>
 8008634:	6818      	ldr	r0, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	6053      	str	r3, [r2, #4]
 800863a:	4408      	add	r0, r1
 800863c:	6010      	str	r0, [r2, #0]
 800863e:	e7da      	b.n	80085f6 <_free_r+0x22>
 8008640:	d902      	bls.n	8008648 <_free_r+0x74>
 8008642:	230c      	movs	r3, #12
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	e7d6      	b.n	80085f6 <_free_r+0x22>
 8008648:	6820      	ldr	r0, [r4, #0]
 800864a:	1821      	adds	r1, r4, r0
 800864c:	428b      	cmp	r3, r1
 800864e:	bf04      	itt	eq
 8008650:	6819      	ldreq	r1, [r3, #0]
 8008652:	685b      	ldreq	r3, [r3, #4]
 8008654:	6063      	str	r3, [r4, #4]
 8008656:	bf04      	itt	eq
 8008658:	1809      	addeq	r1, r1, r0
 800865a:	6021      	streq	r1, [r4, #0]
 800865c:	6054      	str	r4, [r2, #4]
 800865e:	e7ca      	b.n	80085f6 <_free_r+0x22>
 8008660:	bd38      	pop	{r3, r4, r5, pc}
 8008662:	bf00      	nop
 8008664:	24000618 	.word	0x24000618

08008668 <rshift>:
 8008668:	6903      	ldr	r3, [r0, #16]
 800866a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800866e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008672:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008676:	f100 0414 	add.w	r4, r0, #20
 800867a:	dd45      	ble.n	8008708 <rshift+0xa0>
 800867c:	f011 011f 	ands.w	r1, r1, #31
 8008680:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008684:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008688:	d10c      	bne.n	80086a4 <rshift+0x3c>
 800868a:	f100 0710 	add.w	r7, r0, #16
 800868e:	4629      	mov	r1, r5
 8008690:	42b1      	cmp	r1, r6
 8008692:	d334      	bcc.n	80086fe <rshift+0x96>
 8008694:	1a9b      	subs	r3, r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	1eea      	subs	r2, r5, #3
 800869a:	4296      	cmp	r6, r2
 800869c:	bf38      	it	cc
 800869e:	2300      	movcc	r3, #0
 80086a0:	4423      	add	r3, r4
 80086a2:	e015      	b.n	80086d0 <rshift+0x68>
 80086a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80086a8:	f1c1 0820 	rsb	r8, r1, #32
 80086ac:	40cf      	lsrs	r7, r1
 80086ae:	f105 0e04 	add.w	lr, r5, #4
 80086b2:	46a1      	mov	r9, r4
 80086b4:	4576      	cmp	r6, lr
 80086b6:	46f4      	mov	ip, lr
 80086b8:	d815      	bhi.n	80086e6 <rshift+0x7e>
 80086ba:	1a9a      	subs	r2, r3, r2
 80086bc:	0092      	lsls	r2, r2, #2
 80086be:	3a04      	subs	r2, #4
 80086c0:	3501      	adds	r5, #1
 80086c2:	42ae      	cmp	r6, r5
 80086c4:	bf38      	it	cc
 80086c6:	2200      	movcc	r2, #0
 80086c8:	18a3      	adds	r3, r4, r2
 80086ca:	50a7      	str	r7, [r4, r2]
 80086cc:	b107      	cbz	r7, 80086d0 <rshift+0x68>
 80086ce:	3304      	adds	r3, #4
 80086d0:	1b1a      	subs	r2, r3, r4
 80086d2:	42a3      	cmp	r3, r4
 80086d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80086d8:	bf08      	it	eq
 80086da:	2300      	moveq	r3, #0
 80086dc:	6102      	str	r2, [r0, #16]
 80086de:	bf08      	it	eq
 80086e0:	6143      	streq	r3, [r0, #20]
 80086e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086e6:	f8dc c000 	ldr.w	ip, [ip]
 80086ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80086ee:	ea4c 0707 	orr.w	r7, ip, r7
 80086f2:	f849 7b04 	str.w	r7, [r9], #4
 80086f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80086fa:	40cf      	lsrs	r7, r1
 80086fc:	e7da      	b.n	80086b4 <rshift+0x4c>
 80086fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8008702:	f847 cf04 	str.w	ip, [r7, #4]!
 8008706:	e7c3      	b.n	8008690 <rshift+0x28>
 8008708:	4623      	mov	r3, r4
 800870a:	e7e1      	b.n	80086d0 <rshift+0x68>

0800870c <__hexdig_fun>:
 800870c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008710:	2b09      	cmp	r3, #9
 8008712:	d802      	bhi.n	800871a <__hexdig_fun+0xe>
 8008714:	3820      	subs	r0, #32
 8008716:	b2c0      	uxtb	r0, r0
 8008718:	4770      	bx	lr
 800871a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800871e:	2b05      	cmp	r3, #5
 8008720:	d801      	bhi.n	8008726 <__hexdig_fun+0x1a>
 8008722:	3847      	subs	r0, #71	@ 0x47
 8008724:	e7f7      	b.n	8008716 <__hexdig_fun+0xa>
 8008726:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800872a:	2b05      	cmp	r3, #5
 800872c:	d801      	bhi.n	8008732 <__hexdig_fun+0x26>
 800872e:	3827      	subs	r0, #39	@ 0x27
 8008730:	e7f1      	b.n	8008716 <__hexdig_fun+0xa>
 8008732:	2000      	movs	r0, #0
 8008734:	4770      	bx	lr
	...

08008738 <__gethex>:
 8008738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873c:	b085      	sub	sp, #20
 800873e:	468a      	mov	sl, r1
 8008740:	9302      	str	r3, [sp, #8]
 8008742:	680b      	ldr	r3, [r1, #0]
 8008744:	9001      	str	r0, [sp, #4]
 8008746:	4690      	mov	r8, r2
 8008748:	1c9c      	adds	r4, r3, #2
 800874a:	46a1      	mov	r9, r4
 800874c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008750:	2830      	cmp	r0, #48	@ 0x30
 8008752:	d0fa      	beq.n	800874a <__gethex+0x12>
 8008754:	eba9 0303 	sub.w	r3, r9, r3
 8008758:	f1a3 0b02 	sub.w	fp, r3, #2
 800875c:	f7ff ffd6 	bl	800870c <__hexdig_fun>
 8008760:	4605      	mov	r5, r0
 8008762:	2800      	cmp	r0, #0
 8008764:	d168      	bne.n	8008838 <__gethex+0x100>
 8008766:	49a0      	ldr	r1, [pc, #640]	@ (80089e8 <__gethex+0x2b0>)
 8008768:	2201      	movs	r2, #1
 800876a:	4648      	mov	r0, r9
 800876c:	f7ff f895 	bl	800789a <strncmp>
 8008770:	4607      	mov	r7, r0
 8008772:	2800      	cmp	r0, #0
 8008774:	d167      	bne.n	8008846 <__gethex+0x10e>
 8008776:	f899 0001 	ldrb.w	r0, [r9, #1]
 800877a:	4626      	mov	r6, r4
 800877c:	f7ff ffc6 	bl	800870c <__hexdig_fun>
 8008780:	2800      	cmp	r0, #0
 8008782:	d062      	beq.n	800884a <__gethex+0x112>
 8008784:	4623      	mov	r3, r4
 8008786:	7818      	ldrb	r0, [r3, #0]
 8008788:	2830      	cmp	r0, #48	@ 0x30
 800878a:	4699      	mov	r9, r3
 800878c:	f103 0301 	add.w	r3, r3, #1
 8008790:	d0f9      	beq.n	8008786 <__gethex+0x4e>
 8008792:	f7ff ffbb 	bl	800870c <__hexdig_fun>
 8008796:	fab0 f580 	clz	r5, r0
 800879a:	096d      	lsrs	r5, r5, #5
 800879c:	f04f 0b01 	mov.w	fp, #1
 80087a0:	464a      	mov	r2, r9
 80087a2:	4616      	mov	r6, r2
 80087a4:	3201      	adds	r2, #1
 80087a6:	7830      	ldrb	r0, [r6, #0]
 80087a8:	f7ff ffb0 	bl	800870c <__hexdig_fun>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	d1f8      	bne.n	80087a2 <__gethex+0x6a>
 80087b0:	498d      	ldr	r1, [pc, #564]	@ (80089e8 <__gethex+0x2b0>)
 80087b2:	2201      	movs	r2, #1
 80087b4:	4630      	mov	r0, r6
 80087b6:	f7ff f870 	bl	800789a <strncmp>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d13f      	bne.n	800883e <__gethex+0x106>
 80087be:	b944      	cbnz	r4, 80087d2 <__gethex+0x9a>
 80087c0:	1c74      	adds	r4, r6, #1
 80087c2:	4622      	mov	r2, r4
 80087c4:	4616      	mov	r6, r2
 80087c6:	3201      	adds	r2, #1
 80087c8:	7830      	ldrb	r0, [r6, #0]
 80087ca:	f7ff ff9f 	bl	800870c <__hexdig_fun>
 80087ce:	2800      	cmp	r0, #0
 80087d0:	d1f8      	bne.n	80087c4 <__gethex+0x8c>
 80087d2:	1ba4      	subs	r4, r4, r6
 80087d4:	00a7      	lsls	r7, r4, #2
 80087d6:	7833      	ldrb	r3, [r6, #0]
 80087d8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80087dc:	2b50      	cmp	r3, #80	@ 0x50
 80087de:	d13e      	bne.n	800885e <__gethex+0x126>
 80087e0:	7873      	ldrb	r3, [r6, #1]
 80087e2:	2b2b      	cmp	r3, #43	@ 0x2b
 80087e4:	d033      	beq.n	800884e <__gethex+0x116>
 80087e6:	2b2d      	cmp	r3, #45	@ 0x2d
 80087e8:	d034      	beq.n	8008854 <__gethex+0x11c>
 80087ea:	1c71      	adds	r1, r6, #1
 80087ec:	2400      	movs	r4, #0
 80087ee:	7808      	ldrb	r0, [r1, #0]
 80087f0:	f7ff ff8c 	bl	800870c <__hexdig_fun>
 80087f4:	1e43      	subs	r3, r0, #1
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b18      	cmp	r3, #24
 80087fa:	d830      	bhi.n	800885e <__gethex+0x126>
 80087fc:	f1a0 0210 	sub.w	r2, r0, #16
 8008800:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008804:	f7ff ff82 	bl	800870c <__hexdig_fun>
 8008808:	f100 3cff 	add.w	ip, r0, #4294967295
 800880c:	fa5f fc8c 	uxtb.w	ip, ip
 8008810:	f1bc 0f18 	cmp.w	ip, #24
 8008814:	f04f 030a 	mov.w	r3, #10
 8008818:	d91e      	bls.n	8008858 <__gethex+0x120>
 800881a:	b104      	cbz	r4, 800881e <__gethex+0xe6>
 800881c:	4252      	negs	r2, r2
 800881e:	4417      	add	r7, r2
 8008820:	f8ca 1000 	str.w	r1, [sl]
 8008824:	b1ed      	cbz	r5, 8008862 <__gethex+0x12a>
 8008826:	f1bb 0f00 	cmp.w	fp, #0
 800882a:	bf0c      	ite	eq
 800882c:	2506      	moveq	r5, #6
 800882e:	2500      	movne	r5, #0
 8008830:	4628      	mov	r0, r5
 8008832:	b005      	add	sp, #20
 8008834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008838:	2500      	movs	r5, #0
 800883a:	462c      	mov	r4, r5
 800883c:	e7b0      	b.n	80087a0 <__gethex+0x68>
 800883e:	2c00      	cmp	r4, #0
 8008840:	d1c7      	bne.n	80087d2 <__gethex+0x9a>
 8008842:	4627      	mov	r7, r4
 8008844:	e7c7      	b.n	80087d6 <__gethex+0x9e>
 8008846:	464e      	mov	r6, r9
 8008848:	462f      	mov	r7, r5
 800884a:	2501      	movs	r5, #1
 800884c:	e7c3      	b.n	80087d6 <__gethex+0x9e>
 800884e:	2400      	movs	r4, #0
 8008850:	1cb1      	adds	r1, r6, #2
 8008852:	e7cc      	b.n	80087ee <__gethex+0xb6>
 8008854:	2401      	movs	r4, #1
 8008856:	e7fb      	b.n	8008850 <__gethex+0x118>
 8008858:	fb03 0002 	mla	r0, r3, r2, r0
 800885c:	e7ce      	b.n	80087fc <__gethex+0xc4>
 800885e:	4631      	mov	r1, r6
 8008860:	e7de      	b.n	8008820 <__gethex+0xe8>
 8008862:	eba6 0309 	sub.w	r3, r6, r9
 8008866:	3b01      	subs	r3, #1
 8008868:	4629      	mov	r1, r5
 800886a:	2b07      	cmp	r3, #7
 800886c:	dc0a      	bgt.n	8008884 <__gethex+0x14c>
 800886e:	9801      	ldr	r0, [sp, #4]
 8008870:	f000 fafc 	bl	8008e6c <_Balloc>
 8008874:	4604      	mov	r4, r0
 8008876:	b940      	cbnz	r0, 800888a <__gethex+0x152>
 8008878:	4b5c      	ldr	r3, [pc, #368]	@ (80089ec <__gethex+0x2b4>)
 800887a:	4602      	mov	r2, r0
 800887c:	21e4      	movs	r1, #228	@ 0xe4
 800887e:	485c      	ldr	r0, [pc, #368]	@ (80089f0 <__gethex+0x2b8>)
 8008880:	f001 f9d6 	bl	8009c30 <__assert_func>
 8008884:	3101      	adds	r1, #1
 8008886:	105b      	asrs	r3, r3, #1
 8008888:	e7ef      	b.n	800886a <__gethex+0x132>
 800888a:	f100 0a14 	add.w	sl, r0, #20
 800888e:	2300      	movs	r3, #0
 8008890:	4655      	mov	r5, sl
 8008892:	469b      	mov	fp, r3
 8008894:	45b1      	cmp	r9, r6
 8008896:	d337      	bcc.n	8008908 <__gethex+0x1d0>
 8008898:	f845 bb04 	str.w	fp, [r5], #4
 800889c:	eba5 050a 	sub.w	r5, r5, sl
 80088a0:	10ad      	asrs	r5, r5, #2
 80088a2:	6125      	str	r5, [r4, #16]
 80088a4:	4658      	mov	r0, fp
 80088a6:	f000 fbd3 	bl	8009050 <__hi0bits>
 80088aa:	016d      	lsls	r5, r5, #5
 80088ac:	f8d8 6000 	ldr.w	r6, [r8]
 80088b0:	1a2d      	subs	r5, r5, r0
 80088b2:	42b5      	cmp	r5, r6
 80088b4:	dd54      	ble.n	8008960 <__gethex+0x228>
 80088b6:	1bad      	subs	r5, r5, r6
 80088b8:	4629      	mov	r1, r5
 80088ba:	4620      	mov	r0, r4
 80088bc:	f000 ff5c 	bl	8009778 <__any_on>
 80088c0:	4681      	mov	r9, r0
 80088c2:	b178      	cbz	r0, 80088e4 <__gethex+0x1ac>
 80088c4:	1e6b      	subs	r3, r5, #1
 80088c6:	1159      	asrs	r1, r3, #5
 80088c8:	f003 021f 	and.w	r2, r3, #31
 80088cc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80088d0:	f04f 0901 	mov.w	r9, #1
 80088d4:	fa09 f202 	lsl.w	r2, r9, r2
 80088d8:	420a      	tst	r2, r1
 80088da:	d003      	beq.n	80088e4 <__gethex+0x1ac>
 80088dc:	454b      	cmp	r3, r9
 80088de:	dc36      	bgt.n	800894e <__gethex+0x216>
 80088e0:	f04f 0902 	mov.w	r9, #2
 80088e4:	4629      	mov	r1, r5
 80088e6:	4620      	mov	r0, r4
 80088e8:	f7ff febe 	bl	8008668 <rshift>
 80088ec:	442f      	add	r7, r5
 80088ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80088f2:	42bb      	cmp	r3, r7
 80088f4:	da42      	bge.n	800897c <__gethex+0x244>
 80088f6:	9801      	ldr	r0, [sp, #4]
 80088f8:	4621      	mov	r1, r4
 80088fa:	f000 faf7 	bl	8008eec <_Bfree>
 80088fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008900:	2300      	movs	r3, #0
 8008902:	6013      	str	r3, [r2, #0]
 8008904:	25a3      	movs	r5, #163	@ 0xa3
 8008906:	e793      	b.n	8008830 <__gethex+0xf8>
 8008908:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800890c:	2a2e      	cmp	r2, #46	@ 0x2e
 800890e:	d012      	beq.n	8008936 <__gethex+0x1fe>
 8008910:	2b20      	cmp	r3, #32
 8008912:	d104      	bne.n	800891e <__gethex+0x1e6>
 8008914:	f845 bb04 	str.w	fp, [r5], #4
 8008918:	f04f 0b00 	mov.w	fp, #0
 800891c:	465b      	mov	r3, fp
 800891e:	7830      	ldrb	r0, [r6, #0]
 8008920:	9303      	str	r3, [sp, #12]
 8008922:	f7ff fef3 	bl	800870c <__hexdig_fun>
 8008926:	9b03      	ldr	r3, [sp, #12]
 8008928:	f000 000f 	and.w	r0, r0, #15
 800892c:	4098      	lsls	r0, r3
 800892e:	ea4b 0b00 	orr.w	fp, fp, r0
 8008932:	3304      	adds	r3, #4
 8008934:	e7ae      	b.n	8008894 <__gethex+0x15c>
 8008936:	45b1      	cmp	r9, r6
 8008938:	d8ea      	bhi.n	8008910 <__gethex+0x1d8>
 800893a:	492b      	ldr	r1, [pc, #172]	@ (80089e8 <__gethex+0x2b0>)
 800893c:	9303      	str	r3, [sp, #12]
 800893e:	2201      	movs	r2, #1
 8008940:	4630      	mov	r0, r6
 8008942:	f7fe ffaa 	bl	800789a <strncmp>
 8008946:	9b03      	ldr	r3, [sp, #12]
 8008948:	2800      	cmp	r0, #0
 800894a:	d1e1      	bne.n	8008910 <__gethex+0x1d8>
 800894c:	e7a2      	b.n	8008894 <__gethex+0x15c>
 800894e:	1ea9      	subs	r1, r5, #2
 8008950:	4620      	mov	r0, r4
 8008952:	f000 ff11 	bl	8009778 <__any_on>
 8008956:	2800      	cmp	r0, #0
 8008958:	d0c2      	beq.n	80088e0 <__gethex+0x1a8>
 800895a:	f04f 0903 	mov.w	r9, #3
 800895e:	e7c1      	b.n	80088e4 <__gethex+0x1ac>
 8008960:	da09      	bge.n	8008976 <__gethex+0x23e>
 8008962:	1b75      	subs	r5, r6, r5
 8008964:	4621      	mov	r1, r4
 8008966:	9801      	ldr	r0, [sp, #4]
 8008968:	462a      	mov	r2, r5
 800896a:	f000 fccf 	bl	800930c <__lshift>
 800896e:	1b7f      	subs	r7, r7, r5
 8008970:	4604      	mov	r4, r0
 8008972:	f100 0a14 	add.w	sl, r0, #20
 8008976:	f04f 0900 	mov.w	r9, #0
 800897a:	e7b8      	b.n	80088ee <__gethex+0x1b6>
 800897c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008980:	42bd      	cmp	r5, r7
 8008982:	dd6f      	ble.n	8008a64 <__gethex+0x32c>
 8008984:	1bed      	subs	r5, r5, r7
 8008986:	42ae      	cmp	r6, r5
 8008988:	dc34      	bgt.n	80089f4 <__gethex+0x2bc>
 800898a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800898e:	2b02      	cmp	r3, #2
 8008990:	d022      	beq.n	80089d8 <__gethex+0x2a0>
 8008992:	2b03      	cmp	r3, #3
 8008994:	d024      	beq.n	80089e0 <__gethex+0x2a8>
 8008996:	2b01      	cmp	r3, #1
 8008998:	d115      	bne.n	80089c6 <__gethex+0x28e>
 800899a:	42ae      	cmp	r6, r5
 800899c:	d113      	bne.n	80089c6 <__gethex+0x28e>
 800899e:	2e01      	cmp	r6, #1
 80089a0:	d10b      	bne.n	80089ba <__gethex+0x282>
 80089a2:	9a02      	ldr	r2, [sp, #8]
 80089a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80089a8:	6013      	str	r3, [r2, #0]
 80089aa:	2301      	movs	r3, #1
 80089ac:	6123      	str	r3, [r4, #16]
 80089ae:	f8ca 3000 	str.w	r3, [sl]
 80089b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089b4:	2562      	movs	r5, #98	@ 0x62
 80089b6:	601c      	str	r4, [r3, #0]
 80089b8:	e73a      	b.n	8008830 <__gethex+0xf8>
 80089ba:	1e71      	subs	r1, r6, #1
 80089bc:	4620      	mov	r0, r4
 80089be:	f000 fedb 	bl	8009778 <__any_on>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	d1ed      	bne.n	80089a2 <__gethex+0x26a>
 80089c6:	9801      	ldr	r0, [sp, #4]
 80089c8:	4621      	mov	r1, r4
 80089ca:	f000 fa8f 	bl	8008eec <_Bfree>
 80089ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089d0:	2300      	movs	r3, #0
 80089d2:	6013      	str	r3, [r2, #0]
 80089d4:	2550      	movs	r5, #80	@ 0x50
 80089d6:	e72b      	b.n	8008830 <__gethex+0xf8>
 80089d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1f3      	bne.n	80089c6 <__gethex+0x28e>
 80089de:	e7e0      	b.n	80089a2 <__gethex+0x26a>
 80089e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d1dd      	bne.n	80089a2 <__gethex+0x26a>
 80089e6:	e7ee      	b.n	80089c6 <__gethex+0x28e>
 80089e8:	0800a3ec 	.word	0x0800a3ec
 80089ec:	0800a4a6 	.word	0x0800a4a6
 80089f0:	0800a4b7 	.word	0x0800a4b7
 80089f4:	1e6f      	subs	r7, r5, #1
 80089f6:	f1b9 0f00 	cmp.w	r9, #0
 80089fa:	d130      	bne.n	8008a5e <__gethex+0x326>
 80089fc:	b127      	cbz	r7, 8008a08 <__gethex+0x2d0>
 80089fe:	4639      	mov	r1, r7
 8008a00:	4620      	mov	r0, r4
 8008a02:	f000 feb9 	bl	8009778 <__any_on>
 8008a06:	4681      	mov	r9, r0
 8008a08:	117a      	asrs	r2, r7, #5
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008a10:	f007 071f 	and.w	r7, r7, #31
 8008a14:	40bb      	lsls	r3, r7
 8008a16:	4213      	tst	r3, r2
 8008a18:	4629      	mov	r1, r5
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	bf18      	it	ne
 8008a1e:	f049 0902 	orrne.w	r9, r9, #2
 8008a22:	f7ff fe21 	bl	8008668 <rshift>
 8008a26:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008a2a:	1b76      	subs	r6, r6, r5
 8008a2c:	2502      	movs	r5, #2
 8008a2e:	f1b9 0f00 	cmp.w	r9, #0
 8008a32:	d047      	beq.n	8008ac4 <__gethex+0x38c>
 8008a34:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	d015      	beq.n	8008a68 <__gethex+0x330>
 8008a3c:	2b03      	cmp	r3, #3
 8008a3e:	d017      	beq.n	8008a70 <__gethex+0x338>
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d109      	bne.n	8008a58 <__gethex+0x320>
 8008a44:	f019 0f02 	tst.w	r9, #2
 8008a48:	d006      	beq.n	8008a58 <__gethex+0x320>
 8008a4a:	f8da 3000 	ldr.w	r3, [sl]
 8008a4e:	ea49 0903 	orr.w	r9, r9, r3
 8008a52:	f019 0f01 	tst.w	r9, #1
 8008a56:	d10e      	bne.n	8008a76 <__gethex+0x33e>
 8008a58:	f045 0510 	orr.w	r5, r5, #16
 8008a5c:	e032      	b.n	8008ac4 <__gethex+0x38c>
 8008a5e:	f04f 0901 	mov.w	r9, #1
 8008a62:	e7d1      	b.n	8008a08 <__gethex+0x2d0>
 8008a64:	2501      	movs	r5, #1
 8008a66:	e7e2      	b.n	8008a2e <__gethex+0x2f6>
 8008a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a6a:	f1c3 0301 	rsb	r3, r3, #1
 8008a6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d0f0      	beq.n	8008a58 <__gethex+0x320>
 8008a76:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008a7a:	f104 0314 	add.w	r3, r4, #20
 8008a7e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008a82:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008a86:	f04f 0c00 	mov.w	ip, #0
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a90:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008a94:	d01b      	beq.n	8008ace <__gethex+0x396>
 8008a96:	3201      	adds	r2, #1
 8008a98:	6002      	str	r2, [r0, #0]
 8008a9a:	2d02      	cmp	r5, #2
 8008a9c:	f104 0314 	add.w	r3, r4, #20
 8008aa0:	d13c      	bne.n	8008b1c <__gethex+0x3e4>
 8008aa2:	f8d8 2000 	ldr.w	r2, [r8]
 8008aa6:	3a01      	subs	r2, #1
 8008aa8:	42b2      	cmp	r2, r6
 8008aaa:	d109      	bne.n	8008ac0 <__gethex+0x388>
 8008aac:	1171      	asrs	r1, r6, #5
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ab4:	f006 061f 	and.w	r6, r6, #31
 8008ab8:	fa02 f606 	lsl.w	r6, r2, r6
 8008abc:	421e      	tst	r6, r3
 8008abe:	d13a      	bne.n	8008b36 <__gethex+0x3fe>
 8008ac0:	f045 0520 	orr.w	r5, r5, #32
 8008ac4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ac6:	601c      	str	r4, [r3, #0]
 8008ac8:	9b02      	ldr	r3, [sp, #8]
 8008aca:	601f      	str	r7, [r3, #0]
 8008acc:	e6b0      	b.n	8008830 <__gethex+0xf8>
 8008ace:	4299      	cmp	r1, r3
 8008ad0:	f843 cc04 	str.w	ip, [r3, #-4]
 8008ad4:	d8d9      	bhi.n	8008a8a <__gethex+0x352>
 8008ad6:	68a3      	ldr	r3, [r4, #8]
 8008ad8:	459b      	cmp	fp, r3
 8008ada:	db17      	blt.n	8008b0c <__gethex+0x3d4>
 8008adc:	6861      	ldr	r1, [r4, #4]
 8008ade:	9801      	ldr	r0, [sp, #4]
 8008ae0:	3101      	adds	r1, #1
 8008ae2:	f000 f9c3 	bl	8008e6c <_Balloc>
 8008ae6:	4681      	mov	r9, r0
 8008ae8:	b918      	cbnz	r0, 8008af2 <__gethex+0x3ba>
 8008aea:	4b1a      	ldr	r3, [pc, #104]	@ (8008b54 <__gethex+0x41c>)
 8008aec:	4602      	mov	r2, r0
 8008aee:	2184      	movs	r1, #132	@ 0x84
 8008af0:	e6c5      	b.n	800887e <__gethex+0x146>
 8008af2:	6922      	ldr	r2, [r4, #16]
 8008af4:	3202      	adds	r2, #2
 8008af6:	f104 010c 	add.w	r1, r4, #12
 8008afa:	0092      	lsls	r2, r2, #2
 8008afc:	300c      	adds	r0, #12
 8008afe:	f7fe ff6c 	bl	80079da <memcpy>
 8008b02:	4621      	mov	r1, r4
 8008b04:	9801      	ldr	r0, [sp, #4]
 8008b06:	f000 f9f1 	bl	8008eec <_Bfree>
 8008b0a:	464c      	mov	r4, r9
 8008b0c:	6923      	ldr	r3, [r4, #16]
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b14:	6122      	str	r2, [r4, #16]
 8008b16:	2201      	movs	r2, #1
 8008b18:	615a      	str	r2, [r3, #20]
 8008b1a:	e7be      	b.n	8008a9a <__gethex+0x362>
 8008b1c:	6922      	ldr	r2, [r4, #16]
 8008b1e:	455a      	cmp	r2, fp
 8008b20:	dd0b      	ble.n	8008b3a <__gethex+0x402>
 8008b22:	2101      	movs	r1, #1
 8008b24:	4620      	mov	r0, r4
 8008b26:	f7ff fd9f 	bl	8008668 <rshift>
 8008b2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b2e:	3701      	adds	r7, #1
 8008b30:	42bb      	cmp	r3, r7
 8008b32:	f6ff aee0 	blt.w	80088f6 <__gethex+0x1be>
 8008b36:	2501      	movs	r5, #1
 8008b38:	e7c2      	b.n	8008ac0 <__gethex+0x388>
 8008b3a:	f016 061f 	ands.w	r6, r6, #31
 8008b3e:	d0fa      	beq.n	8008b36 <__gethex+0x3fe>
 8008b40:	4453      	add	r3, sl
 8008b42:	f1c6 0620 	rsb	r6, r6, #32
 8008b46:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008b4a:	f000 fa81 	bl	8009050 <__hi0bits>
 8008b4e:	42b0      	cmp	r0, r6
 8008b50:	dbe7      	blt.n	8008b22 <__gethex+0x3ea>
 8008b52:	e7f0      	b.n	8008b36 <__gethex+0x3fe>
 8008b54:	0800a4a6 	.word	0x0800a4a6

08008b58 <L_shift>:
 8008b58:	f1c2 0208 	rsb	r2, r2, #8
 8008b5c:	0092      	lsls	r2, r2, #2
 8008b5e:	b570      	push	{r4, r5, r6, lr}
 8008b60:	f1c2 0620 	rsb	r6, r2, #32
 8008b64:	6843      	ldr	r3, [r0, #4]
 8008b66:	6804      	ldr	r4, [r0, #0]
 8008b68:	fa03 f506 	lsl.w	r5, r3, r6
 8008b6c:	432c      	orrs	r4, r5
 8008b6e:	40d3      	lsrs	r3, r2
 8008b70:	6004      	str	r4, [r0, #0]
 8008b72:	f840 3f04 	str.w	r3, [r0, #4]!
 8008b76:	4288      	cmp	r0, r1
 8008b78:	d3f4      	bcc.n	8008b64 <L_shift+0xc>
 8008b7a:	bd70      	pop	{r4, r5, r6, pc}

08008b7c <__match>:
 8008b7c:	b530      	push	{r4, r5, lr}
 8008b7e:	6803      	ldr	r3, [r0, #0]
 8008b80:	3301      	adds	r3, #1
 8008b82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b86:	b914      	cbnz	r4, 8008b8e <__match+0x12>
 8008b88:	6003      	str	r3, [r0, #0]
 8008b8a:	2001      	movs	r0, #1
 8008b8c:	bd30      	pop	{r4, r5, pc}
 8008b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b92:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008b96:	2d19      	cmp	r5, #25
 8008b98:	bf98      	it	ls
 8008b9a:	3220      	addls	r2, #32
 8008b9c:	42a2      	cmp	r2, r4
 8008b9e:	d0f0      	beq.n	8008b82 <__match+0x6>
 8008ba0:	2000      	movs	r0, #0
 8008ba2:	e7f3      	b.n	8008b8c <__match+0x10>

08008ba4 <__hexnan>:
 8008ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba8:	680b      	ldr	r3, [r1, #0]
 8008baa:	6801      	ldr	r1, [r0, #0]
 8008bac:	115e      	asrs	r6, r3, #5
 8008bae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008bb2:	f013 031f 	ands.w	r3, r3, #31
 8008bb6:	b087      	sub	sp, #28
 8008bb8:	bf18      	it	ne
 8008bba:	3604      	addne	r6, #4
 8008bbc:	2500      	movs	r5, #0
 8008bbe:	1f37      	subs	r7, r6, #4
 8008bc0:	4682      	mov	sl, r0
 8008bc2:	4690      	mov	r8, r2
 8008bc4:	9301      	str	r3, [sp, #4]
 8008bc6:	f846 5c04 	str.w	r5, [r6, #-4]
 8008bca:	46b9      	mov	r9, r7
 8008bcc:	463c      	mov	r4, r7
 8008bce:	9502      	str	r5, [sp, #8]
 8008bd0:	46ab      	mov	fp, r5
 8008bd2:	784a      	ldrb	r2, [r1, #1]
 8008bd4:	1c4b      	adds	r3, r1, #1
 8008bd6:	9303      	str	r3, [sp, #12]
 8008bd8:	b342      	cbz	r2, 8008c2c <__hexnan+0x88>
 8008bda:	4610      	mov	r0, r2
 8008bdc:	9105      	str	r1, [sp, #20]
 8008bde:	9204      	str	r2, [sp, #16]
 8008be0:	f7ff fd94 	bl	800870c <__hexdig_fun>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d151      	bne.n	8008c8c <__hexnan+0xe8>
 8008be8:	9a04      	ldr	r2, [sp, #16]
 8008bea:	9905      	ldr	r1, [sp, #20]
 8008bec:	2a20      	cmp	r2, #32
 8008bee:	d818      	bhi.n	8008c22 <__hexnan+0x7e>
 8008bf0:	9b02      	ldr	r3, [sp, #8]
 8008bf2:	459b      	cmp	fp, r3
 8008bf4:	dd13      	ble.n	8008c1e <__hexnan+0x7a>
 8008bf6:	454c      	cmp	r4, r9
 8008bf8:	d206      	bcs.n	8008c08 <__hexnan+0x64>
 8008bfa:	2d07      	cmp	r5, #7
 8008bfc:	dc04      	bgt.n	8008c08 <__hexnan+0x64>
 8008bfe:	462a      	mov	r2, r5
 8008c00:	4649      	mov	r1, r9
 8008c02:	4620      	mov	r0, r4
 8008c04:	f7ff ffa8 	bl	8008b58 <L_shift>
 8008c08:	4544      	cmp	r4, r8
 8008c0a:	d952      	bls.n	8008cb2 <__hexnan+0x10e>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	f1a4 0904 	sub.w	r9, r4, #4
 8008c12:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c16:	f8cd b008 	str.w	fp, [sp, #8]
 8008c1a:	464c      	mov	r4, r9
 8008c1c:	461d      	mov	r5, r3
 8008c1e:	9903      	ldr	r1, [sp, #12]
 8008c20:	e7d7      	b.n	8008bd2 <__hexnan+0x2e>
 8008c22:	2a29      	cmp	r2, #41	@ 0x29
 8008c24:	d157      	bne.n	8008cd6 <__hexnan+0x132>
 8008c26:	3102      	adds	r1, #2
 8008c28:	f8ca 1000 	str.w	r1, [sl]
 8008c2c:	f1bb 0f00 	cmp.w	fp, #0
 8008c30:	d051      	beq.n	8008cd6 <__hexnan+0x132>
 8008c32:	454c      	cmp	r4, r9
 8008c34:	d206      	bcs.n	8008c44 <__hexnan+0xa0>
 8008c36:	2d07      	cmp	r5, #7
 8008c38:	dc04      	bgt.n	8008c44 <__hexnan+0xa0>
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f7ff ff8a 	bl	8008b58 <L_shift>
 8008c44:	4544      	cmp	r4, r8
 8008c46:	d936      	bls.n	8008cb6 <__hexnan+0x112>
 8008c48:	f1a8 0204 	sub.w	r2, r8, #4
 8008c4c:	4623      	mov	r3, r4
 8008c4e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008c52:	f842 1f04 	str.w	r1, [r2, #4]!
 8008c56:	429f      	cmp	r7, r3
 8008c58:	d2f9      	bcs.n	8008c4e <__hexnan+0xaa>
 8008c5a:	1b3b      	subs	r3, r7, r4
 8008c5c:	f023 0303 	bic.w	r3, r3, #3
 8008c60:	3304      	adds	r3, #4
 8008c62:	3401      	adds	r4, #1
 8008c64:	3e03      	subs	r6, #3
 8008c66:	42b4      	cmp	r4, r6
 8008c68:	bf88      	it	hi
 8008c6a:	2304      	movhi	r3, #4
 8008c6c:	4443      	add	r3, r8
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f843 2b04 	str.w	r2, [r3], #4
 8008c74:	429f      	cmp	r7, r3
 8008c76:	d2fb      	bcs.n	8008c70 <__hexnan+0xcc>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	b91b      	cbnz	r3, 8008c84 <__hexnan+0xe0>
 8008c7c:	4547      	cmp	r7, r8
 8008c7e:	d128      	bne.n	8008cd2 <__hexnan+0x12e>
 8008c80:	2301      	movs	r3, #1
 8008c82:	603b      	str	r3, [r7, #0]
 8008c84:	2005      	movs	r0, #5
 8008c86:	b007      	add	sp, #28
 8008c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c8c:	3501      	adds	r5, #1
 8008c8e:	2d08      	cmp	r5, #8
 8008c90:	f10b 0b01 	add.w	fp, fp, #1
 8008c94:	dd06      	ble.n	8008ca4 <__hexnan+0x100>
 8008c96:	4544      	cmp	r4, r8
 8008c98:	d9c1      	bls.n	8008c1e <__hexnan+0x7a>
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ca0:	2501      	movs	r5, #1
 8008ca2:	3c04      	subs	r4, #4
 8008ca4:	6822      	ldr	r2, [r4, #0]
 8008ca6:	f000 000f 	and.w	r0, r0, #15
 8008caa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008cae:	6020      	str	r0, [r4, #0]
 8008cb0:	e7b5      	b.n	8008c1e <__hexnan+0x7a>
 8008cb2:	2508      	movs	r5, #8
 8008cb4:	e7b3      	b.n	8008c1e <__hexnan+0x7a>
 8008cb6:	9b01      	ldr	r3, [sp, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d0dd      	beq.n	8008c78 <__hexnan+0xd4>
 8008cbc:	f1c3 0320 	rsb	r3, r3, #32
 8008cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc4:	40da      	lsrs	r2, r3
 8008cc6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008cca:	4013      	ands	r3, r2
 8008ccc:	f846 3c04 	str.w	r3, [r6, #-4]
 8008cd0:	e7d2      	b.n	8008c78 <__hexnan+0xd4>
 8008cd2:	3f04      	subs	r7, #4
 8008cd4:	e7d0      	b.n	8008c78 <__hexnan+0xd4>
 8008cd6:	2004      	movs	r0, #4
 8008cd8:	e7d5      	b.n	8008c86 <__hexnan+0xe2>
	...

08008cdc <malloc>:
 8008cdc:	4b02      	ldr	r3, [pc, #8]	@ (8008ce8 <malloc+0xc>)
 8008cde:	4601      	mov	r1, r0
 8008ce0:	6818      	ldr	r0, [r3, #0]
 8008ce2:	f000 b825 	b.w	8008d30 <_malloc_r>
 8008ce6:	bf00      	nop
 8008ce8:	24000188 	.word	0x24000188

08008cec <sbrk_aligned>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	4e0f      	ldr	r6, [pc, #60]	@ (8008d2c <sbrk_aligned+0x40>)
 8008cf0:	460c      	mov	r4, r1
 8008cf2:	6831      	ldr	r1, [r6, #0]
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	b911      	cbnz	r1, 8008cfe <sbrk_aligned+0x12>
 8008cf8:	f000 ff8a 	bl	8009c10 <_sbrk_r>
 8008cfc:	6030      	str	r0, [r6, #0]
 8008cfe:	4621      	mov	r1, r4
 8008d00:	4628      	mov	r0, r5
 8008d02:	f000 ff85 	bl	8009c10 <_sbrk_r>
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	d103      	bne.n	8008d12 <sbrk_aligned+0x26>
 8008d0a:	f04f 34ff 	mov.w	r4, #4294967295
 8008d0e:	4620      	mov	r0, r4
 8008d10:	bd70      	pop	{r4, r5, r6, pc}
 8008d12:	1cc4      	adds	r4, r0, #3
 8008d14:	f024 0403 	bic.w	r4, r4, #3
 8008d18:	42a0      	cmp	r0, r4
 8008d1a:	d0f8      	beq.n	8008d0e <sbrk_aligned+0x22>
 8008d1c:	1a21      	subs	r1, r4, r0
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f000 ff76 	bl	8009c10 <_sbrk_r>
 8008d24:	3001      	adds	r0, #1
 8008d26:	d1f2      	bne.n	8008d0e <sbrk_aligned+0x22>
 8008d28:	e7ef      	b.n	8008d0a <sbrk_aligned+0x1e>
 8008d2a:	bf00      	nop
 8008d2c:	24000614 	.word	0x24000614

08008d30 <_malloc_r>:
 8008d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d34:	1ccd      	adds	r5, r1, #3
 8008d36:	f025 0503 	bic.w	r5, r5, #3
 8008d3a:	3508      	adds	r5, #8
 8008d3c:	2d0c      	cmp	r5, #12
 8008d3e:	bf38      	it	cc
 8008d40:	250c      	movcc	r5, #12
 8008d42:	2d00      	cmp	r5, #0
 8008d44:	4606      	mov	r6, r0
 8008d46:	db01      	blt.n	8008d4c <_malloc_r+0x1c>
 8008d48:	42a9      	cmp	r1, r5
 8008d4a:	d904      	bls.n	8008d56 <_malloc_r+0x26>
 8008d4c:	230c      	movs	r3, #12
 8008d4e:	6033      	str	r3, [r6, #0]
 8008d50:	2000      	movs	r0, #0
 8008d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e2c <_malloc_r+0xfc>
 8008d5a:	f000 f87b 	bl	8008e54 <__malloc_lock>
 8008d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d62:	461c      	mov	r4, r3
 8008d64:	bb44      	cbnz	r4, 8008db8 <_malloc_r+0x88>
 8008d66:	4629      	mov	r1, r5
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f7ff ffbf 	bl	8008cec <sbrk_aligned>
 8008d6e:	1c43      	adds	r3, r0, #1
 8008d70:	4604      	mov	r4, r0
 8008d72:	d158      	bne.n	8008e26 <_malloc_r+0xf6>
 8008d74:	f8d8 4000 	ldr.w	r4, [r8]
 8008d78:	4627      	mov	r7, r4
 8008d7a:	2f00      	cmp	r7, #0
 8008d7c:	d143      	bne.n	8008e06 <_malloc_r+0xd6>
 8008d7e:	2c00      	cmp	r4, #0
 8008d80:	d04b      	beq.n	8008e1a <_malloc_r+0xea>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	4639      	mov	r1, r7
 8008d86:	4630      	mov	r0, r6
 8008d88:	eb04 0903 	add.w	r9, r4, r3
 8008d8c:	f000 ff40 	bl	8009c10 <_sbrk_r>
 8008d90:	4581      	cmp	r9, r0
 8008d92:	d142      	bne.n	8008e1a <_malloc_r+0xea>
 8008d94:	6821      	ldr	r1, [r4, #0]
 8008d96:	1a6d      	subs	r5, r5, r1
 8008d98:	4629      	mov	r1, r5
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	f7ff ffa6 	bl	8008cec <sbrk_aligned>
 8008da0:	3001      	adds	r0, #1
 8008da2:	d03a      	beq.n	8008e1a <_malloc_r+0xea>
 8008da4:	6823      	ldr	r3, [r4, #0]
 8008da6:	442b      	add	r3, r5
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	f8d8 3000 	ldr.w	r3, [r8]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	bb62      	cbnz	r2, 8008e0c <_malloc_r+0xdc>
 8008db2:	f8c8 7000 	str.w	r7, [r8]
 8008db6:	e00f      	b.n	8008dd8 <_malloc_r+0xa8>
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	1b52      	subs	r2, r2, r5
 8008dbc:	d420      	bmi.n	8008e00 <_malloc_r+0xd0>
 8008dbe:	2a0b      	cmp	r2, #11
 8008dc0:	d917      	bls.n	8008df2 <_malloc_r+0xc2>
 8008dc2:	1961      	adds	r1, r4, r5
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	6025      	str	r5, [r4, #0]
 8008dc8:	bf18      	it	ne
 8008dca:	6059      	strne	r1, [r3, #4]
 8008dcc:	6863      	ldr	r3, [r4, #4]
 8008dce:	bf08      	it	eq
 8008dd0:	f8c8 1000 	streq.w	r1, [r8]
 8008dd4:	5162      	str	r2, [r4, r5]
 8008dd6:	604b      	str	r3, [r1, #4]
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f000 f841 	bl	8008e60 <__malloc_unlock>
 8008dde:	f104 000b 	add.w	r0, r4, #11
 8008de2:	1d23      	adds	r3, r4, #4
 8008de4:	f020 0007 	bic.w	r0, r0, #7
 8008de8:	1ac2      	subs	r2, r0, r3
 8008dea:	bf1c      	itt	ne
 8008dec:	1a1b      	subne	r3, r3, r0
 8008dee:	50a3      	strne	r3, [r4, r2]
 8008df0:	e7af      	b.n	8008d52 <_malloc_r+0x22>
 8008df2:	6862      	ldr	r2, [r4, #4]
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	bf0c      	ite	eq
 8008df8:	f8c8 2000 	streq.w	r2, [r8]
 8008dfc:	605a      	strne	r2, [r3, #4]
 8008dfe:	e7eb      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e00:	4623      	mov	r3, r4
 8008e02:	6864      	ldr	r4, [r4, #4]
 8008e04:	e7ae      	b.n	8008d64 <_malloc_r+0x34>
 8008e06:	463c      	mov	r4, r7
 8008e08:	687f      	ldr	r7, [r7, #4]
 8008e0a:	e7b6      	b.n	8008d7a <_malloc_r+0x4a>
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	42a3      	cmp	r3, r4
 8008e12:	d1fb      	bne.n	8008e0c <_malloc_r+0xdc>
 8008e14:	2300      	movs	r3, #0
 8008e16:	6053      	str	r3, [r2, #4]
 8008e18:	e7de      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e1a:	230c      	movs	r3, #12
 8008e1c:	6033      	str	r3, [r6, #0]
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f000 f81e 	bl	8008e60 <__malloc_unlock>
 8008e24:	e794      	b.n	8008d50 <_malloc_r+0x20>
 8008e26:	6005      	str	r5, [r0, #0]
 8008e28:	e7d6      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e2a:	bf00      	nop
 8008e2c:	24000618 	.word	0x24000618

08008e30 <__ascii_mbtowc>:
 8008e30:	b082      	sub	sp, #8
 8008e32:	b901      	cbnz	r1, 8008e36 <__ascii_mbtowc+0x6>
 8008e34:	a901      	add	r1, sp, #4
 8008e36:	b142      	cbz	r2, 8008e4a <__ascii_mbtowc+0x1a>
 8008e38:	b14b      	cbz	r3, 8008e4e <__ascii_mbtowc+0x1e>
 8008e3a:	7813      	ldrb	r3, [r2, #0]
 8008e3c:	600b      	str	r3, [r1, #0]
 8008e3e:	7812      	ldrb	r2, [r2, #0]
 8008e40:	1e10      	subs	r0, r2, #0
 8008e42:	bf18      	it	ne
 8008e44:	2001      	movne	r0, #1
 8008e46:	b002      	add	sp, #8
 8008e48:	4770      	bx	lr
 8008e4a:	4610      	mov	r0, r2
 8008e4c:	e7fb      	b.n	8008e46 <__ascii_mbtowc+0x16>
 8008e4e:	f06f 0001 	mvn.w	r0, #1
 8008e52:	e7f8      	b.n	8008e46 <__ascii_mbtowc+0x16>

08008e54 <__malloc_lock>:
 8008e54:	4801      	ldr	r0, [pc, #4]	@ (8008e5c <__malloc_lock+0x8>)
 8008e56:	f7fe bdbe 	b.w	80079d6 <__retarget_lock_acquire_recursive>
 8008e5a:	bf00      	nop
 8008e5c:	24000610 	.word	0x24000610

08008e60 <__malloc_unlock>:
 8008e60:	4801      	ldr	r0, [pc, #4]	@ (8008e68 <__malloc_unlock+0x8>)
 8008e62:	f7fe bdb9 	b.w	80079d8 <__retarget_lock_release_recursive>
 8008e66:	bf00      	nop
 8008e68:	24000610 	.word	0x24000610

08008e6c <_Balloc>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	69c6      	ldr	r6, [r0, #28]
 8008e70:	4604      	mov	r4, r0
 8008e72:	460d      	mov	r5, r1
 8008e74:	b976      	cbnz	r6, 8008e94 <_Balloc+0x28>
 8008e76:	2010      	movs	r0, #16
 8008e78:	f7ff ff30 	bl	8008cdc <malloc>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	61e0      	str	r0, [r4, #28]
 8008e80:	b920      	cbnz	r0, 8008e8c <_Balloc+0x20>
 8008e82:	4b18      	ldr	r3, [pc, #96]	@ (8008ee4 <_Balloc+0x78>)
 8008e84:	4818      	ldr	r0, [pc, #96]	@ (8008ee8 <_Balloc+0x7c>)
 8008e86:	216b      	movs	r1, #107	@ 0x6b
 8008e88:	f000 fed2 	bl	8009c30 <__assert_func>
 8008e8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e90:	6006      	str	r6, [r0, #0]
 8008e92:	60c6      	str	r6, [r0, #12]
 8008e94:	69e6      	ldr	r6, [r4, #28]
 8008e96:	68f3      	ldr	r3, [r6, #12]
 8008e98:	b183      	cbz	r3, 8008ebc <_Balloc+0x50>
 8008e9a:	69e3      	ldr	r3, [r4, #28]
 8008e9c:	68db      	ldr	r3, [r3, #12]
 8008e9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ea2:	b9b8      	cbnz	r0, 8008ed4 <_Balloc+0x68>
 8008ea4:	2101      	movs	r1, #1
 8008ea6:	fa01 f605 	lsl.w	r6, r1, r5
 8008eaa:	1d72      	adds	r2, r6, #5
 8008eac:	0092      	lsls	r2, r2, #2
 8008eae:	4620      	mov	r0, r4
 8008eb0:	f000 fedc 	bl	8009c6c <_calloc_r>
 8008eb4:	b160      	cbz	r0, 8008ed0 <_Balloc+0x64>
 8008eb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008eba:	e00e      	b.n	8008eda <_Balloc+0x6e>
 8008ebc:	2221      	movs	r2, #33	@ 0x21
 8008ebe:	2104      	movs	r1, #4
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	f000 fed3 	bl	8009c6c <_calloc_r>
 8008ec6:	69e3      	ldr	r3, [r4, #28]
 8008ec8:	60f0      	str	r0, [r6, #12]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d1e4      	bne.n	8008e9a <_Balloc+0x2e>
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	bd70      	pop	{r4, r5, r6, pc}
 8008ed4:	6802      	ldr	r2, [r0, #0]
 8008ed6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008eda:	2300      	movs	r3, #0
 8008edc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ee0:	e7f7      	b.n	8008ed2 <_Balloc+0x66>
 8008ee2:	bf00      	nop
 8008ee4:	0800a437 	.word	0x0800a437
 8008ee8:	0800a517 	.word	0x0800a517

08008eec <_Bfree>:
 8008eec:	b570      	push	{r4, r5, r6, lr}
 8008eee:	69c6      	ldr	r6, [r0, #28]
 8008ef0:	4605      	mov	r5, r0
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	b976      	cbnz	r6, 8008f14 <_Bfree+0x28>
 8008ef6:	2010      	movs	r0, #16
 8008ef8:	f7ff fef0 	bl	8008cdc <malloc>
 8008efc:	4602      	mov	r2, r0
 8008efe:	61e8      	str	r0, [r5, #28]
 8008f00:	b920      	cbnz	r0, 8008f0c <_Bfree+0x20>
 8008f02:	4b09      	ldr	r3, [pc, #36]	@ (8008f28 <_Bfree+0x3c>)
 8008f04:	4809      	ldr	r0, [pc, #36]	@ (8008f2c <_Bfree+0x40>)
 8008f06:	218f      	movs	r1, #143	@ 0x8f
 8008f08:	f000 fe92 	bl	8009c30 <__assert_func>
 8008f0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f10:	6006      	str	r6, [r0, #0]
 8008f12:	60c6      	str	r6, [r0, #12]
 8008f14:	b13c      	cbz	r4, 8008f26 <_Bfree+0x3a>
 8008f16:	69eb      	ldr	r3, [r5, #28]
 8008f18:	6862      	ldr	r2, [r4, #4]
 8008f1a:	68db      	ldr	r3, [r3, #12]
 8008f1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f20:	6021      	str	r1, [r4, #0]
 8008f22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f26:	bd70      	pop	{r4, r5, r6, pc}
 8008f28:	0800a437 	.word	0x0800a437
 8008f2c:	0800a517 	.word	0x0800a517

08008f30 <__multadd>:
 8008f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f34:	690d      	ldr	r5, [r1, #16]
 8008f36:	4607      	mov	r7, r0
 8008f38:	460c      	mov	r4, r1
 8008f3a:	461e      	mov	r6, r3
 8008f3c:	f101 0c14 	add.w	ip, r1, #20
 8008f40:	2000      	movs	r0, #0
 8008f42:	f8dc 3000 	ldr.w	r3, [ip]
 8008f46:	b299      	uxth	r1, r3
 8008f48:	fb02 6101 	mla	r1, r2, r1, r6
 8008f4c:	0c1e      	lsrs	r6, r3, #16
 8008f4e:	0c0b      	lsrs	r3, r1, #16
 8008f50:	fb02 3306 	mla	r3, r2, r6, r3
 8008f54:	b289      	uxth	r1, r1
 8008f56:	3001      	adds	r0, #1
 8008f58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f5c:	4285      	cmp	r5, r0
 8008f5e:	f84c 1b04 	str.w	r1, [ip], #4
 8008f62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f66:	dcec      	bgt.n	8008f42 <__multadd+0x12>
 8008f68:	b30e      	cbz	r6, 8008fae <__multadd+0x7e>
 8008f6a:	68a3      	ldr	r3, [r4, #8]
 8008f6c:	42ab      	cmp	r3, r5
 8008f6e:	dc19      	bgt.n	8008fa4 <__multadd+0x74>
 8008f70:	6861      	ldr	r1, [r4, #4]
 8008f72:	4638      	mov	r0, r7
 8008f74:	3101      	adds	r1, #1
 8008f76:	f7ff ff79 	bl	8008e6c <_Balloc>
 8008f7a:	4680      	mov	r8, r0
 8008f7c:	b928      	cbnz	r0, 8008f8a <__multadd+0x5a>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb4 <__multadd+0x84>)
 8008f82:	480d      	ldr	r0, [pc, #52]	@ (8008fb8 <__multadd+0x88>)
 8008f84:	21ba      	movs	r1, #186	@ 0xba
 8008f86:	f000 fe53 	bl	8009c30 <__assert_func>
 8008f8a:	6922      	ldr	r2, [r4, #16]
 8008f8c:	3202      	adds	r2, #2
 8008f8e:	f104 010c 	add.w	r1, r4, #12
 8008f92:	0092      	lsls	r2, r2, #2
 8008f94:	300c      	adds	r0, #12
 8008f96:	f7fe fd20 	bl	80079da <memcpy>
 8008f9a:	4621      	mov	r1, r4
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	f7ff ffa5 	bl	8008eec <_Bfree>
 8008fa2:	4644      	mov	r4, r8
 8008fa4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fa8:	3501      	adds	r5, #1
 8008faa:	615e      	str	r6, [r3, #20]
 8008fac:	6125      	str	r5, [r4, #16]
 8008fae:	4620      	mov	r0, r4
 8008fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb4:	0800a4a6 	.word	0x0800a4a6
 8008fb8:	0800a517 	.word	0x0800a517

08008fbc <__s2b>:
 8008fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fc0:	460c      	mov	r4, r1
 8008fc2:	4615      	mov	r5, r2
 8008fc4:	461f      	mov	r7, r3
 8008fc6:	2209      	movs	r2, #9
 8008fc8:	3308      	adds	r3, #8
 8008fca:	4606      	mov	r6, r0
 8008fcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	db09      	blt.n	8008fec <__s2b+0x30>
 8008fd8:	4630      	mov	r0, r6
 8008fda:	f7ff ff47 	bl	8008e6c <_Balloc>
 8008fde:	b940      	cbnz	r0, 8008ff2 <__s2b+0x36>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	4b19      	ldr	r3, [pc, #100]	@ (8009048 <__s2b+0x8c>)
 8008fe4:	4819      	ldr	r0, [pc, #100]	@ (800904c <__s2b+0x90>)
 8008fe6:	21d3      	movs	r1, #211	@ 0xd3
 8008fe8:	f000 fe22 	bl	8009c30 <__assert_func>
 8008fec:	0052      	lsls	r2, r2, #1
 8008fee:	3101      	adds	r1, #1
 8008ff0:	e7f0      	b.n	8008fd4 <__s2b+0x18>
 8008ff2:	9b08      	ldr	r3, [sp, #32]
 8008ff4:	6143      	str	r3, [r0, #20]
 8008ff6:	2d09      	cmp	r5, #9
 8008ff8:	f04f 0301 	mov.w	r3, #1
 8008ffc:	6103      	str	r3, [r0, #16]
 8008ffe:	dd16      	ble.n	800902e <__s2b+0x72>
 8009000:	f104 0909 	add.w	r9, r4, #9
 8009004:	46c8      	mov	r8, r9
 8009006:	442c      	add	r4, r5
 8009008:	f818 3b01 	ldrb.w	r3, [r8], #1
 800900c:	4601      	mov	r1, r0
 800900e:	3b30      	subs	r3, #48	@ 0x30
 8009010:	220a      	movs	r2, #10
 8009012:	4630      	mov	r0, r6
 8009014:	f7ff ff8c 	bl	8008f30 <__multadd>
 8009018:	45a0      	cmp	r8, r4
 800901a:	d1f5      	bne.n	8009008 <__s2b+0x4c>
 800901c:	f1a5 0408 	sub.w	r4, r5, #8
 8009020:	444c      	add	r4, r9
 8009022:	1b2d      	subs	r5, r5, r4
 8009024:	1963      	adds	r3, r4, r5
 8009026:	42bb      	cmp	r3, r7
 8009028:	db04      	blt.n	8009034 <__s2b+0x78>
 800902a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800902e:	340a      	adds	r4, #10
 8009030:	2509      	movs	r5, #9
 8009032:	e7f6      	b.n	8009022 <__s2b+0x66>
 8009034:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009038:	4601      	mov	r1, r0
 800903a:	3b30      	subs	r3, #48	@ 0x30
 800903c:	220a      	movs	r2, #10
 800903e:	4630      	mov	r0, r6
 8009040:	f7ff ff76 	bl	8008f30 <__multadd>
 8009044:	e7ee      	b.n	8009024 <__s2b+0x68>
 8009046:	bf00      	nop
 8009048:	0800a4a6 	.word	0x0800a4a6
 800904c:	0800a517 	.word	0x0800a517

08009050 <__hi0bits>:
 8009050:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009054:	4603      	mov	r3, r0
 8009056:	bf36      	itet	cc
 8009058:	0403      	lslcc	r3, r0, #16
 800905a:	2000      	movcs	r0, #0
 800905c:	2010      	movcc	r0, #16
 800905e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009062:	bf3c      	itt	cc
 8009064:	021b      	lslcc	r3, r3, #8
 8009066:	3008      	addcc	r0, #8
 8009068:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800906c:	bf3c      	itt	cc
 800906e:	011b      	lslcc	r3, r3, #4
 8009070:	3004      	addcc	r0, #4
 8009072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009076:	bf3c      	itt	cc
 8009078:	009b      	lslcc	r3, r3, #2
 800907a:	3002      	addcc	r0, #2
 800907c:	2b00      	cmp	r3, #0
 800907e:	db05      	blt.n	800908c <__hi0bits+0x3c>
 8009080:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009084:	f100 0001 	add.w	r0, r0, #1
 8009088:	bf08      	it	eq
 800908a:	2020      	moveq	r0, #32
 800908c:	4770      	bx	lr

0800908e <__lo0bits>:
 800908e:	6803      	ldr	r3, [r0, #0]
 8009090:	4602      	mov	r2, r0
 8009092:	f013 0007 	ands.w	r0, r3, #7
 8009096:	d00b      	beq.n	80090b0 <__lo0bits+0x22>
 8009098:	07d9      	lsls	r1, r3, #31
 800909a:	d421      	bmi.n	80090e0 <__lo0bits+0x52>
 800909c:	0798      	lsls	r0, r3, #30
 800909e:	bf49      	itett	mi
 80090a0:	085b      	lsrmi	r3, r3, #1
 80090a2:	089b      	lsrpl	r3, r3, #2
 80090a4:	2001      	movmi	r0, #1
 80090a6:	6013      	strmi	r3, [r2, #0]
 80090a8:	bf5c      	itt	pl
 80090aa:	6013      	strpl	r3, [r2, #0]
 80090ac:	2002      	movpl	r0, #2
 80090ae:	4770      	bx	lr
 80090b0:	b299      	uxth	r1, r3
 80090b2:	b909      	cbnz	r1, 80090b8 <__lo0bits+0x2a>
 80090b4:	0c1b      	lsrs	r3, r3, #16
 80090b6:	2010      	movs	r0, #16
 80090b8:	b2d9      	uxtb	r1, r3
 80090ba:	b909      	cbnz	r1, 80090c0 <__lo0bits+0x32>
 80090bc:	3008      	adds	r0, #8
 80090be:	0a1b      	lsrs	r3, r3, #8
 80090c0:	0719      	lsls	r1, r3, #28
 80090c2:	bf04      	itt	eq
 80090c4:	091b      	lsreq	r3, r3, #4
 80090c6:	3004      	addeq	r0, #4
 80090c8:	0799      	lsls	r1, r3, #30
 80090ca:	bf04      	itt	eq
 80090cc:	089b      	lsreq	r3, r3, #2
 80090ce:	3002      	addeq	r0, #2
 80090d0:	07d9      	lsls	r1, r3, #31
 80090d2:	d403      	bmi.n	80090dc <__lo0bits+0x4e>
 80090d4:	085b      	lsrs	r3, r3, #1
 80090d6:	f100 0001 	add.w	r0, r0, #1
 80090da:	d003      	beq.n	80090e4 <__lo0bits+0x56>
 80090dc:	6013      	str	r3, [r2, #0]
 80090de:	4770      	bx	lr
 80090e0:	2000      	movs	r0, #0
 80090e2:	4770      	bx	lr
 80090e4:	2020      	movs	r0, #32
 80090e6:	4770      	bx	lr

080090e8 <__i2b>:
 80090e8:	b510      	push	{r4, lr}
 80090ea:	460c      	mov	r4, r1
 80090ec:	2101      	movs	r1, #1
 80090ee:	f7ff febd 	bl	8008e6c <_Balloc>
 80090f2:	4602      	mov	r2, r0
 80090f4:	b928      	cbnz	r0, 8009102 <__i2b+0x1a>
 80090f6:	4b05      	ldr	r3, [pc, #20]	@ (800910c <__i2b+0x24>)
 80090f8:	4805      	ldr	r0, [pc, #20]	@ (8009110 <__i2b+0x28>)
 80090fa:	f240 1145 	movw	r1, #325	@ 0x145
 80090fe:	f000 fd97 	bl	8009c30 <__assert_func>
 8009102:	2301      	movs	r3, #1
 8009104:	6144      	str	r4, [r0, #20]
 8009106:	6103      	str	r3, [r0, #16]
 8009108:	bd10      	pop	{r4, pc}
 800910a:	bf00      	nop
 800910c:	0800a4a6 	.word	0x0800a4a6
 8009110:	0800a517 	.word	0x0800a517

08009114 <__multiply>:
 8009114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009118:	4617      	mov	r7, r2
 800911a:	690a      	ldr	r2, [r1, #16]
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	429a      	cmp	r2, r3
 8009120:	bfa8      	it	ge
 8009122:	463b      	movge	r3, r7
 8009124:	4689      	mov	r9, r1
 8009126:	bfa4      	itt	ge
 8009128:	460f      	movge	r7, r1
 800912a:	4699      	movge	r9, r3
 800912c:	693d      	ldr	r5, [r7, #16]
 800912e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	6879      	ldr	r1, [r7, #4]
 8009136:	eb05 060a 	add.w	r6, r5, sl
 800913a:	42b3      	cmp	r3, r6
 800913c:	b085      	sub	sp, #20
 800913e:	bfb8      	it	lt
 8009140:	3101      	addlt	r1, #1
 8009142:	f7ff fe93 	bl	8008e6c <_Balloc>
 8009146:	b930      	cbnz	r0, 8009156 <__multiply+0x42>
 8009148:	4602      	mov	r2, r0
 800914a:	4b41      	ldr	r3, [pc, #260]	@ (8009250 <__multiply+0x13c>)
 800914c:	4841      	ldr	r0, [pc, #260]	@ (8009254 <__multiply+0x140>)
 800914e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009152:	f000 fd6d 	bl	8009c30 <__assert_func>
 8009156:	f100 0414 	add.w	r4, r0, #20
 800915a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800915e:	4623      	mov	r3, r4
 8009160:	2200      	movs	r2, #0
 8009162:	4573      	cmp	r3, lr
 8009164:	d320      	bcc.n	80091a8 <__multiply+0x94>
 8009166:	f107 0814 	add.w	r8, r7, #20
 800916a:	f109 0114 	add.w	r1, r9, #20
 800916e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009172:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009176:	9302      	str	r3, [sp, #8]
 8009178:	1beb      	subs	r3, r5, r7
 800917a:	3b15      	subs	r3, #21
 800917c:	f023 0303 	bic.w	r3, r3, #3
 8009180:	3304      	adds	r3, #4
 8009182:	3715      	adds	r7, #21
 8009184:	42bd      	cmp	r5, r7
 8009186:	bf38      	it	cc
 8009188:	2304      	movcc	r3, #4
 800918a:	9301      	str	r3, [sp, #4]
 800918c:	9b02      	ldr	r3, [sp, #8]
 800918e:	9103      	str	r1, [sp, #12]
 8009190:	428b      	cmp	r3, r1
 8009192:	d80c      	bhi.n	80091ae <__multiply+0x9a>
 8009194:	2e00      	cmp	r6, #0
 8009196:	dd03      	ble.n	80091a0 <__multiply+0x8c>
 8009198:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800919c:	2b00      	cmp	r3, #0
 800919e:	d055      	beq.n	800924c <__multiply+0x138>
 80091a0:	6106      	str	r6, [r0, #16]
 80091a2:	b005      	add	sp, #20
 80091a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a8:	f843 2b04 	str.w	r2, [r3], #4
 80091ac:	e7d9      	b.n	8009162 <__multiply+0x4e>
 80091ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80091b2:	f1ba 0f00 	cmp.w	sl, #0
 80091b6:	d01f      	beq.n	80091f8 <__multiply+0xe4>
 80091b8:	46c4      	mov	ip, r8
 80091ba:	46a1      	mov	r9, r4
 80091bc:	2700      	movs	r7, #0
 80091be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80091c2:	f8d9 3000 	ldr.w	r3, [r9]
 80091c6:	fa1f fb82 	uxth.w	fp, r2
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80091d0:	443b      	add	r3, r7
 80091d2:	f8d9 7000 	ldr.w	r7, [r9]
 80091d6:	0c12      	lsrs	r2, r2, #16
 80091d8:	0c3f      	lsrs	r7, r7, #16
 80091da:	fb0a 7202 	mla	r2, sl, r2, r7
 80091de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091e8:	4565      	cmp	r5, ip
 80091ea:	f849 3b04 	str.w	r3, [r9], #4
 80091ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80091f2:	d8e4      	bhi.n	80091be <__multiply+0xaa>
 80091f4:	9b01      	ldr	r3, [sp, #4]
 80091f6:	50e7      	str	r7, [r4, r3]
 80091f8:	9b03      	ldr	r3, [sp, #12]
 80091fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80091fe:	3104      	adds	r1, #4
 8009200:	f1b9 0f00 	cmp.w	r9, #0
 8009204:	d020      	beq.n	8009248 <__multiply+0x134>
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	4647      	mov	r7, r8
 800920a:	46a4      	mov	ip, r4
 800920c:	f04f 0a00 	mov.w	sl, #0
 8009210:	f8b7 b000 	ldrh.w	fp, [r7]
 8009214:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009218:	fb09 220b 	mla	r2, r9, fp, r2
 800921c:	4452      	add	r2, sl
 800921e:	b29b      	uxth	r3, r3
 8009220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009224:	f84c 3b04 	str.w	r3, [ip], #4
 8009228:	f857 3b04 	ldr.w	r3, [r7], #4
 800922c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009230:	f8bc 3000 	ldrh.w	r3, [ip]
 8009234:	fb09 330a 	mla	r3, r9, sl, r3
 8009238:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800923c:	42bd      	cmp	r5, r7
 800923e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009242:	d8e5      	bhi.n	8009210 <__multiply+0xfc>
 8009244:	9a01      	ldr	r2, [sp, #4]
 8009246:	50a3      	str	r3, [r4, r2]
 8009248:	3404      	adds	r4, #4
 800924a:	e79f      	b.n	800918c <__multiply+0x78>
 800924c:	3e01      	subs	r6, #1
 800924e:	e7a1      	b.n	8009194 <__multiply+0x80>
 8009250:	0800a4a6 	.word	0x0800a4a6
 8009254:	0800a517 	.word	0x0800a517

08009258 <__pow5mult>:
 8009258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800925c:	4615      	mov	r5, r2
 800925e:	f012 0203 	ands.w	r2, r2, #3
 8009262:	4607      	mov	r7, r0
 8009264:	460e      	mov	r6, r1
 8009266:	d007      	beq.n	8009278 <__pow5mult+0x20>
 8009268:	4c25      	ldr	r4, [pc, #148]	@ (8009300 <__pow5mult+0xa8>)
 800926a:	3a01      	subs	r2, #1
 800926c:	2300      	movs	r3, #0
 800926e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009272:	f7ff fe5d 	bl	8008f30 <__multadd>
 8009276:	4606      	mov	r6, r0
 8009278:	10ad      	asrs	r5, r5, #2
 800927a:	d03d      	beq.n	80092f8 <__pow5mult+0xa0>
 800927c:	69fc      	ldr	r4, [r7, #28]
 800927e:	b97c      	cbnz	r4, 80092a0 <__pow5mult+0x48>
 8009280:	2010      	movs	r0, #16
 8009282:	f7ff fd2b 	bl	8008cdc <malloc>
 8009286:	4602      	mov	r2, r0
 8009288:	61f8      	str	r0, [r7, #28]
 800928a:	b928      	cbnz	r0, 8009298 <__pow5mult+0x40>
 800928c:	4b1d      	ldr	r3, [pc, #116]	@ (8009304 <__pow5mult+0xac>)
 800928e:	481e      	ldr	r0, [pc, #120]	@ (8009308 <__pow5mult+0xb0>)
 8009290:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009294:	f000 fccc 	bl	8009c30 <__assert_func>
 8009298:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800929c:	6004      	str	r4, [r0, #0]
 800929e:	60c4      	str	r4, [r0, #12]
 80092a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092a8:	b94c      	cbnz	r4, 80092be <__pow5mult+0x66>
 80092aa:	f240 2171 	movw	r1, #625	@ 0x271
 80092ae:	4638      	mov	r0, r7
 80092b0:	f7ff ff1a 	bl	80090e8 <__i2b>
 80092b4:	2300      	movs	r3, #0
 80092b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80092ba:	4604      	mov	r4, r0
 80092bc:	6003      	str	r3, [r0, #0]
 80092be:	f04f 0900 	mov.w	r9, #0
 80092c2:	07eb      	lsls	r3, r5, #31
 80092c4:	d50a      	bpl.n	80092dc <__pow5mult+0x84>
 80092c6:	4631      	mov	r1, r6
 80092c8:	4622      	mov	r2, r4
 80092ca:	4638      	mov	r0, r7
 80092cc:	f7ff ff22 	bl	8009114 <__multiply>
 80092d0:	4631      	mov	r1, r6
 80092d2:	4680      	mov	r8, r0
 80092d4:	4638      	mov	r0, r7
 80092d6:	f7ff fe09 	bl	8008eec <_Bfree>
 80092da:	4646      	mov	r6, r8
 80092dc:	106d      	asrs	r5, r5, #1
 80092de:	d00b      	beq.n	80092f8 <__pow5mult+0xa0>
 80092e0:	6820      	ldr	r0, [r4, #0]
 80092e2:	b938      	cbnz	r0, 80092f4 <__pow5mult+0x9c>
 80092e4:	4622      	mov	r2, r4
 80092e6:	4621      	mov	r1, r4
 80092e8:	4638      	mov	r0, r7
 80092ea:	f7ff ff13 	bl	8009114 <__multiply>
 80092ee:	6020      	str	r0, [r4, #0]
 80092f0:	f8c0 9000 	str.w	r9, [r0]
 80092f4:	4604      	mov	r4, r0
 80092f6:	e7e4      	b.n	80092c2 <__pow5mult+0x6a>
 80092f8:	4630      	mov	r0, r6
 80092fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092fe:	bf00      	nop
 8009300:	0800a714 	.word	0x0800a714
 8009304:	0800a437 	.word	0x0800a437
 8009308:	0800a517 	.word	0x0800a517

0800930c <__lshift>:
 800930c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009310:	460c      	mov	r4, r1
 8009312:	6849      	ldr	r1, [r1, #4]
 8009314:	6923      	ldr	r3, [r4, #16]
 8009316:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800931a:	68a3      	ldr	r3, [r4, #8]
 800931c:	4607      	mov	r7, r0
 800931e:	4691      	mov	r9, r2
 8009320:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009324:	f108 0601 	add.w	r6, r8, #1
 8009328:	42b3      	cmp	r3, r6
 800932a:	db0b      	blt.n	8009344 <__lshift+0x38>
 800932c:	4638      	mov	r0, r7
 800932e:	f7ff fd9d 	bl	8008e6c <_Balloc>
 8009332:	4605      	mov	r5, r0
 8009334:	b948      	cbnz	r0, 800934a <__lshift+0x3e>
 8009336:	4602      	mov	r2, r0
 8009338:	4b28      	ldr	r3, [pc, #160]	@ (80093dc <__lshift+0xd0>)
 800933a:	4829      	ldr	r0, [pc, #164]	@ (80093e0 <__lshift+0xd4>)
 800933c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009340:	f000 fc76 	bl	8009c30 <__assert_func>
 8009344:	3101      	adds	r1, #1
 8009346:	005b      	lsls	r3, r3, #1
 8009348:	e7ee      	b.n	8009328 <__lshift+0x1c>
 800934a:	2300      	movs	r3, #0
 800934c:	f100 0114 	add.w	r1, r0, #20
 8009350:	f100 0210 	add.w	r2, r0, #16
 8009354:	4618      	mov	r0, r3
 8009356:	4553      	cmp	r3, sl
 8009358:	db33      	blt.n	80093c2 <__lshift+0xb6>
 800935a:	6920      	ldr	r0, [r4, #16]
 800935c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009360:	f104 0314 	add.w	r3, r4, #20
 8009364:	f019 091f 	ands.w	r9, r9, #31
 8009368:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800936c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009370:	d02b      	beq.n	80093ca <__lshift+0xbe>
 8009372:	f1c9 0e20 	rsb	lr, r9, #32
 8009376:	468a      	mov	sl, r1
 8009378:	2200      	movs	r2, #0
 800937a:	6818      	ldr	r0, [r3, #0]
 800937c:	fa00 f009 	lsl.w	r0, r0, r9
 8009380:	4310      	orrs	r0, r2
 8009382:	f84a 0b04 	str.w	r0, [sl], #4
 8009386:	f853 2b04 	ldr.w	r2, [r3], #4
 800938a:	459c      	cmp	ip, r3
 800938c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009390:	d8f3      	bhi.n	800937a <__lshift+0x6e>
 8009392:	ebac 0304 	sub.w	r3, ip, r4
 8009396:	3b15      	subs	r3, #21
 8009398:	f023 0303 	bic.w	r3, r3, #3
 800939c:	3304      	adds	r3, #4
 800939e:	f104 0015 	add.w	r0, r4, #21
 80093a2:	4560      	cmp	r0, ip
 80093a4:	bf88      	it	hi
 80093a6:	2304      	movhi	r3, #4
 80093a8:	50ca      	str	r2, [r1, r3]
 80093aa:	b10a      	cbz	r2, 80093b0 <__lshift+0xa4>
 80093ac:	f108 0602 	add.w	r6, r8, #2
 80093b0:	3e01      	subs	r6, #1
 80093b2:	4638      	mov	r0, r7
 80093b4:	612e      	str	r6, [r5, #16]
 80093b6:	4621      	mov	r1, r4
 80093b8:	f7ff fd98 	bl	8008eec <_Bfree>
 80093bc:	4628      	mov	r0, r5
 80093be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80093c6:	3301      	adds	r3, #1
 80093c8:	e7c5      	b.n	8009356 <__lshift+0x4a>
 80093ca:	3904      	subs	r1, #4
 80093cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80093d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80093d4:	459c      	cmp	ip, r3
 80093d6:	d8f9      	bhi.n	80093cc <__lshift+0xc0>
 80093d8:	e7ea      	b.n	80093b0 <__lshift+0xa4>
 80093da:	bf00      	nop
 80093dc:	0800a4a6 	.word	0x0800a4a6
 80093e0:	0800a517 	.word	0x0800a517

080093e4 <__mcmp>:
 80093e4:	690a      	ldr	r2, [r1, #16]
 80093e6:	4603      	mov	r3, r0
 80093e8:	6900      	ldr	r0, [r0, #16]
 80093ea:	1a80      	subs	r0, r0, r2
 80093ec:	b530      	push	{r4, r5, lr}
 80093ee:	d10e      	bne.n	800940e <__mcmp+0x2a>
 80093f0:	3314      	adds	r3, #20
 80093f2:	3114      	adds	r1, #20
 80093f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80093f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80093fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009400:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009404:	4295      	cmp	r5, r2
 8009406:	d003      	beq.n	8009410 <__mcmp+0x2c>
 8009408:	d205      	bcs.n	8009416 <__mcmp+0x32>
 800940a:	f04f 30ff 	mov.w	r0, #4294967295
 800940e:	bd30      	pop	{r4, r5, pc}
 8009410:	42a3      	cmp	r3, r4
 8009412:	d3f3      	bcc.n	80093fc <__mcmp+0x18>
 8009414:	e7fb      	b.n	800940e <__mcmp+0x2a>
 8009416:	2001      	movs	r0, #1
 8009418:	e7f9      	b.n	800940e <__mcmp+0x2a>
	...

0800941c <__mdiff>:
 800941c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009420:	4689      	mov	r9, r1
 8009422:	4606      	mov	r6, r0
 8009424:	4611      	mov	r1, r2
 8009426:	4648      	mov	r0, r9
 8009428:	4614      	mov	r4, r2
 800942a:	f7ff ffdb 	bl	80093e4 <__mcmp>
 800942e:	1e05      	subs	r5, r0, #0
 8009430:	d112      	bne.n	8009458 <__mdiff+0x3c>
 8009432:	4629      	mov	r1, r5
 8009434:	4630      	mov	r0, r6
 8009436:	f7ff fd19 	bl	8008e6c <_Balloc>
 800943a:	4602      	mov	r2, r0
 800943c:	b928      	cbnz	r0, 800944a <__mdiff+0x2e>
 800943e:	4b3f      	ldr	r3, [pc, #252]	@ (800953c <__mdiff+0x120>)
 8009440:	f240 2137 	movw	r1, #567	@ 0x237
 8009444:	483e      	ldr	r0, [pc, #248]	@ (8009540 <__mdiff+0x124>)
 8009446:	f000 fbf3 	bl	8009c30 <__assert_func>
 800944a:	2301      	movs	r3, #1
 800944c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009450:	4610      	mov	r0, r2
 8009452:	b003      	add	sp, #12
 8009454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009458:	bfbc      	itt	lt
 800945a:	464b      	movlt	r3, r9
 800945c:	46a1      	movlt	r9, r4
 800945e:	4630      	mov	r0, r6
 8009460:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009464:	bfba      	itte	lt
 8009466:	461c      	movlt	r4, r3
 8009468:	2501      	movlt	r5, #1
 800946a:	2500      	movge	r5, #0
 800946c:	f7ff fcfe 	bl	8008e6c <_Balloc>
 8009470:	4602      	mov	r2, r0
 8009472:	b918      	cbnz	r0, 800947c <__mdiff+0x60>
 8009474:	4b31      	ldr	r3, [pc, #196]	@ (800953c <__mdiff+0x120>)
 8009476:	f240 2145 	movw	r1, #581	@ 0x245
 800947a:	e7e3      	b.n	8009444 <__mdiff+0x28>
 800947c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009480:	6926      	ldr	r6, [r4, #16]
 8009482:	60c5      	str	r5, [r0, #12]
 8009484:	f109 0310 	add.w	r3, r9, #16
 8009488:	f109 0514 	add.w	r5, r9, #20
 800948c:	f104 0e14 	add.w	lr, r4, #20
 8009490:	f100 0b14 	add.w	fp, r0, #20
 8009494:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009498:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800949c:	9301      	str	r3, [sp, #4]
 800949e:	46d9      	mov	r9, fp
 80094a0:	f04f 0c00 	mov.w	ip, #0
 80094a4:	9b01      	ldr	r3, [sp, #4]
 80094a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094ae:	9301      	str	r3, [sp, #4]
 80094b0:	fa1f f38a 	uxth.w	r3, sl
 80094b4:	4619      	mov	r1, r3
 80094b6:	b283      	uxth	r3, r0
 80094b8:	1acb      	subs	r3, r1, r3
 80094ba:	0c00      	lsrs	r0, r0, #16
 80094bc:	4463      	add	r3, ip
 80094be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80094c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80094cc:	4576      	cmp	r6, lr
 80094ce:	f849 3b04 	str.w	r3, [r9], #4
 80094d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094d6:	d8e5      	bhi.n	80094a4 <__mdiff+0x88>
 80094d8:	1b33      	subs	r3, r6, r4
 80094da:	3b15      	subs	r3, #21
 80094dc:	f023 0303 	bic.w	r3, r3, #3
 80094e0:	3415      	adds	r4, #21
 80094e2:	3304      	adds	r3, #4
 80094e4:	42a6      	cmp	r6, r4
 80094e6:	bf38      	it	cc
 80094e8:	2304      	movcc	r3, #4
 80094ea:	441d      	add	r5, r3
 80094ec:	445b      	add	r3, fp
 80094ee:	461e      	mov	r6, r3
 80094f0:	462c      	mov	r4, r5
 80094f2:	4544      	cmp	r4, r8
 80094f4:	d30e      	bcc.n	8009514 <__mdiff+0xf8>
 80094f6:	f108 0103 	add.w	r1, r8, #3
 80094fa:	1b49      	subs	r1, r1, r5
 80094fc:	f021 0103 	bic.w	r1, r1, #3
 8009500:	3d03      	subs	r5, #3
 8009502:	45a8      	cmp	r8, r5
 8009504:	bf38      	it	cc
 8009506:	2100      	movcc	r1, #0
 8009508:	440b      	add	r3, r1
 800950a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800950e:	b191      	cbz	r1, 8009536 <__mdiff+0x11a>
 8009510:	6117      	str	r7, [r2, #16]
 8009512:	e79d      	b.n	8009450 <__mdiff+0x34>
 8009514:	f854 1b04 	ldr.w	r1, [r4], #4
 8009518:	46e6      	mov	lr, ip
 800951a:	0c08      	lsrs	r0, r1, #16
 800951c:	fa1c fc81 	uxtah	ip, ip, r1
 8009520:	4471      	add	r1, lr
 8009522:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009526:	b289      	uxth	r1, r1
 8009528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800952c:	f846 1b04 	str.w	r1, [r6], #4
 8009530:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009534:	e7dd      	b.n	80094f2 <__mdiff+0xd6>
 8009536:	3f01      	subs	r7, #1
 8009538:	e7e7      	b.n	800950a <__mdiff+0xee>
 800953a:	bf00      	nop
 800953c:	0800a4a6 	.word	0x0800a4a6
 8009540:	0800a517 	.word	0x0800a517

08009544 <__ulp>:
 8009544:	b082      	sub	sp, #8
 8009546:	ed8d 0b00 	vstr	d0, [sp]
 800954a:	9a01      	ldr	r2, [sp, #4]
 800954c:	4b0f      	ldr	r3, [pc, #60]	@ (800958c <__ulp+0x48>)
 800954e:	4013      	ands	r3, r2
 8009550:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009554:	2b00      	cmp	r3, #0
 8009556:	dc08      	bgt.n	800956a <__ulp+0x26>
 8009558:	425b      	negs	r3, r3
 800955a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800955e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009562:	da04      	bge.n	800956e <__ulp+0x2a>
 8009564:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009568:	4113      	asrs	r3, r2
 800956a:	2200      	movs	r2, #0
 800956c:	e008      	b.n	8009580 <__ulp+0x3c>
 800956e:	f1a2 0314 	sub.w	r3, r2, #20
 8009572:	2b1e      	cmp	r3, #30
 8009574:	bfda      	itte	le
 8009576:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800957a:	40da      	lsrle	r2, r3
 800957c:	2201      	movgt	r2, #1
 800957e:	2300      	movs	r3, #0
 8009580:	4619      	mov	r1, r3
 8009582:	4610      	mov	r0, r2
 8009584:	ec41 0b10 	vmov	d0, r0, r1
 8009588:	b002      	add	sp, #8
 800958a:	4770      	bx	lr
 800958c:	7ff00000 	.word	0x7ff00000

08009590 <__b2d>:
 8009590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009594:	6906      	ldr	r6, [r0, #16]
 8009596:	f100 0814 	add.w	r8, r0, #20
 800959a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800959e:	1f37      	subs	r7, r6, #4
 80095a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80095a4:	4610      	mov	r0, r2
 80095a6:	f7ff fd53 	bl	8009050 <__hi0bits>
 80095aa:	f1c0 0320 	rsb	r3, r0, #32
 80095ae:	280a      	cmp	r0, #10
 80095b0:	600b      	str	r3, [r1, #0]
 80095b2:	491b      	ldr	r1, [pc, #108]	@ (8009620 <__b2d+0x90>)
 80095b4:	dc15      	bgt.n	80095e2 <__b2d+0x52>
 80095b6:	f1c0 0c0b 	rsb	ip, r0, #11
 80095ba:	fa22 f30c 	lsr.w	r3, r2, ip
 80095be:	45b8      	cmp	r8, r7
 80095c0:	ea43 0501 	orr.w	r5, r3, r1
 80095c4:	bf34      	ite	cc
 80095c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095ca:	2300      	movcs	r3, #0
 80095cc:	3015      	adds	r0, #21
 80095ce:	fa02 f000 	lsl.w	r0, r2, r0
 80095d2:	fa23 f30c 	lsr.w	r3, r3, ip
 80095d6:	4303      	orrs	r3, r0
 80095d8:	461c      	mov	r4, r3
 80095da:	ec45 4b10 	vmov	d0, r4, r5
 80095de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095e2:	45b8      	cmp	r8, r7
 80095e4:	bf3a      	itte	cc
 80095e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095ea:	f1a6 0708 	subcc.w	r7, r6, #8
 80095ee:	2300      	movcs	r3, #0
 80095f0:	380b      	subs	r0, #11
 80095f2:	d012      	beq.n	800961a <__b2d+0x8a>
 80095f4:	f1c0 0120 	rsb	r1, r0, #32
 80095f8:	fa23 f401 	lsr.w	r4, r3, r1
 80095fc:	4082      	lsls	r2, r0
 80095fe:	4322      	orrs	r2, r4
 8009600:	4547      	cmp	r7, r8
 8009602:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009606:	bf8c      	ite	hi
 8009608:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800960c:	2200      	movls	r2, #0
 800960e:	4083      	lsls	r3, r0
 8009610:	40ca      	lsrs	r2, r1
 8009612:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009616:	4313      	orrs	r3, r2
 8009618:	e7de      	b.n	80095d8 <__b2d+0x48>
 800961a:	ea42 0501 	orr.w	r5, r2, r1
 800961e:	e7db      	b.n	80095d8 <__b2d+0x48>
 8009620:	3ff00000 	.word	0x3ff00000

08009624 <__d2b>:
 8009624:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009628:	460f      	mov	r7, r1
 800962a:	2101      	movs	r1, #1
 800962c:	ec59 8b10 	vmov	r8, r9, d0
 8009630:	4616      	mov	r6, r2
 8009632:	f7ff fc1b 	bl	8008e6c <_Balloc>
 8009636:	4604      	mov	r4, r0
 8009638:	b930      	cbnz	r0, 8009648 <__d2b+0x24>
 800963a:	4602      	mov	r2, r0
 800963c:	4b23      	ldr	r3, [pc, #140]	@ (80096cc <__d2b+0xa8>)
 800963e:	4824      	ldr	r0, [pc, #144]	@ (80096d0 <__d2b+0xac>)
 8009640:	f240 310f 	movw	r1, #783	@ 0x30f
 8009644:	f000 faf4 	bl	8009c30 <__assert_func>
 8009648:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800964c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009650:	b10d      	cbz	r5, 8009656 <__d2b+0x32>
 8009652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009656:	9301      	str	r3, [sp, #4]
 8009658:	f1b8 0300 	subs.w	r3, r8, #0
 800965c:	d023      	beq.n	80096a6 <__d2b+0x82>
 800965e:	4668      	mov	r0, sp
 8009660:	9300      	str	r3, [sp, #0]
 8009662:	f7ff fd14 	bl	800908e <__lo0bits>
 8009666:	e9dd 1200 	ldrd	r1, r2, [sp]
 800966a:	b1d0      	cbz	r0, 80096a2 <__d2b+0x7e>
 800966c:	f1c0 0320 	rsb	r3, r0, #32
 8009670:	fa02 f303 	lsl.w	r3, r2, r3
 8009674:	430b      	orrs	r3, r1
 8009676:	40c2      	lsrs	r2, r0
 8009678:	6163      	str	r3, [r4, #20]
 800967a:	9201      	str	r2, [sp, #4]
 800967c:	9b01      	ldr	r3, [sp, #4]
 800967e:	61a3      	str	r3, [r4, #24]
 8009680:	2b00      	cmp	r3, #0
 8009682:	bf0c      	ite	eq
 8009684:	2201      	moveq	r2, #1
 8009686:	2202      	movne	r2, #2
 8009688:	6122      	str	r2, [r4, #16]
 800968a:	b1a5      	cbz	r5, 80096b6 <__d2b+0x92>
 800968c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009690:	4405      	add	r5, r0
 8009692:	603d      	str	r5, [r7, #0]
 8009694:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009698:	6030      	str	r0, [r6, #0]
 800969a:	4620      	mov	r0, r4
 800969c:	b003      	add	sp, #12
 800969e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096a2:	6161      	str	r1, [r4, #20]
 80096a4:	e7ea      	b.n	800967c <__d2b+0x58>
 80096a6:	a801      	add	r0, sp, #4
 80096a8:	f7ff fcf1 	bl	800908e <__lo0bits>
 80096ac:	9b01      	ldr	r3, [sp, #4]
 80096ae:	6163      	str	r3, [r4, #20]
 80096b0:	3020      	adds	r0, #32
 80096b2:	2201      	movs	r2, #1
 80096b4:	e7e8      	b.n	8009688 <__d2b+0x64>
 80096b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80096be:	6038      	str	r0, [r7, #0]
 80096c0:	6918      	ldr	r0, [r3, #16]
 80096c2:	f7ff fcc5 	bl	8009050 <__hi0bits>
 80096c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096ca:	e7e5      	b.n	8009698 <__d2b+0x74>
 80096cc:	0800a4a6 	.word	0x0800a4a6
 80096d0:	0800a517 	.word	0x0800a517

080096d4 <__ratio>:
 80096d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d8:	4688      	mov	r8, r1
 80096da:	4669      	mov	r1, sp
 80096dc:	4681      	mov	r9, r0
 80096de:	f7ff ff57 	bl	8009590 <__b2d>
 80096e2:	a901      	add	r1, sp, #4
 80096e4:	4640      	mov	r0, r8
 80096e6:	ec55 4b10 	vmov	r4, r5, d0
 80096ea:	f7ff ff51 	bl	8009590 <__b2d>
 80096ee:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80096f2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80096f6:	1ad2      	subs	r2, r2, r3
 80096f8:	e9dd 3100 	ldrd	r3, r1, [sp]
 80096fc:	1a5b      	subs	r3, r3, r1
 80096fe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009702:	ec57 6b10 	vmov	r6, r7, d0
 8009706:	2b00      	cmp	r3, #0
 8009708:	bfd6      	itet	le
 800970a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800970e:	462a      	movgt	r2, r5
 8009710:	463a      	movle	r2, r7
 8009712:	46ab      	mov	fp, r5
 8009714:	46a2      	mov	sl, r4
 8009716:	bfce      	itee	gt
 8009718:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800971c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8009720:	ee00 3a90 	vmovle	s1, r3
 8009724:	ec4b ab17 	vmov	d7, sl, fp
 8009728:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800972c:	b003      	add	sp, #12
 800972e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009732 <__copybits>:
 8009732:	3901      	subs	r1, #1
 8009734:	b570      	push	{r4, r5, r6, lr}
 8009736:	1149      	asrs	r1, r1, #5
 8009738:	6914      	ldr	r4, [r2, #16]
 800973a:	3101      	adds	r1, #1
 800973c:	f102 0314 	add.w	r3, r2, #20
 8009740:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009744:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009748:	1f05      	subs	r5, r0, #4
 800974a:	42a3      	cmp	r3, r4
 800974c:	d30c      	bcc.n	8009768 <__copybits+0x36>
 800974e:	1aa3      	subs	r3, r4, r2
 8009750:	3b11      	subs	r3, #17
 8009752:	f023 0303 	bic.w	r3, r3, #3
 8009756:	3211      	adds	r2, #17
 8009758:	42a2      	cmp	r2, r4
 800975a:	bf88      	it	hi
 800975c:	2300      	movhi	r3, #0
 800975e:	4418      	add	r0, r3
 8009760:	2300      	movs	r3, #0
 8009762:	4288      	cmp	r0, r1
 8009764:	d305      	bcc.n	8009772 <__copybits+0x40>
 8009766:	bd70      	pop	{r4, r5, r6, pc}
 8009768:	f853 6b04 	ldr.w	r6, [r3], #4
 800976c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009770:	e7eb      	b.n	800974a <__copybits+0x18>
 8009772:	f840 3b04 	str.w	r3, [r0], #4
 8009776:	e7f4      	b.n	8009762 <__copybits+0x30>

08009778 <__any_on>:
 8009778:	f100 0214 	add.w	r2, r0, #20
 800977c:	6900      	ldr	r0, [r0, #16]
 800977e:	114b      	asrs	r3, r1, #5
 8009780:	4298      	cmp	r0, r3
 8009782:	b510      	push	{r4, lr}
 8009784:	db11      	blt.n	80097aa <__any_on+0x32>
 8009786:	dd0a      	ble.n	800979e <__any_on+0x26>
 8009788:	f011 011f 	ands.w	r1, r1, #31
 800978c:	d007      	beq.n	800979e <__any_on+0x26>
 800978e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009792:	fa24 f001 	lsr.w	r0, r4, r1
 8009796:	fa00 f101 	lsl.w	r1, r0, r1
 800979a:	428c      	cmp	r4, r1
 800979c:	d10b      	bne.n	80097b6 <__any_on+0x3e>
 800979e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d803      	bhi.n	80097ae <__any_on+0x36>
 80097a6:	2000      	movs	r0, #0
 80097a8:	bd10      	pop	{r4, pc}
 80097aa:	4603      	mov	r3, r0
 80097ac:	e7f7      	b.n	800979e <__any_on+0x26>
 80097ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097b2:	2900      	cmp	r1, #0
 80097b4:	d0f5      	beq.n	80097a2 <__any_on+0x2a>
 80097b6:	2001      	movs	r0, #1
 80097b8:	e7f6      	b.n	80097a8 <__any_on+0x30>

080097ba <__ascii_wctomb>:
 80097ba:	4603      	mov	r3, r0
 80097bc:	4608      	mov	r0, r1
 80097be:	b141      	cbz	r1, 80097d2 <__ascii_wctomb+0x18>
 80097c0:	2aff      	cmp	r2, #255	@ 0xff
 80097c2:	d904      	bls.n	80097ce <__ascii_wctomb+0x14>
 80097c4:	228a      	movs	r2, #138	@ 0x8a
 80097c6:	601a      	str	r2, [r3, #0]
 80097c8:	f04f 30ff 	mov.w	r0, #4294967295
 80097cc:	4770      	bx	lr
 80097ce:	700a      	strb	r2, [r1, #0]
 80097d0:	2001      	movs	r0, #1
 80097d2:	4770      	bx	lr

080097d4 <__ssputs_r>:
 80097d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097d8:	688e      	ldr	r6, [r1, #8]
 80097da:	461f      	mov	r7, r3
 80097dc:	42be      	cmp	r6, r7
 80097de:	680b      	ldr	r3, [r1, #0]
 80097e0:	4682      	mov	sl, r0
 80097e2:	460c      	mov	r4, r1
 80097e4:	4690      	mov	r8, r2
 80097e6:	d82d      	bhi.n	8009844 <__ssputs_r+0x70>
 80097e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80097f0:	d026      	beq.n	8009840 <__ssputs_r+0x6c>
 80097f2:	6965      	ldr	r5, [r4, #20]
 80097f4:	6909      	ldr	r1, [r1, #16]
 80097f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097fa:	eba3 0901 	sub.w	r9, r3, r1
 80097fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009802:	1c7b      	adds	r3, r7, #1
 8009804:	444b      	add	r3, r9
 8009806:	106d      	asrs	r5, r5, #1
 8009808:	429d      	cmp	r5, r3
 800980a:	bf38      	it	cc
 800980c:	461d      	movcc	r5, r3
 800980e:	0553      	lsls	r3, r2, #21
 8009810:	d527      	bpl.n	8009862 <__ssputs_r+0x8e>
 8009812:	4629      	mov	r1, r5
 8009814:	f7ff fa8c 	bl	8008d30 <_malloc_r>
 8009818:	4606      	mov	r6, r0
 800981a:	b360      	cbz	r0, 8009876 <__ssputs_r+0xa2>
 800981c:	6921      	ldr	r1, [r4, #16]
 800981e:	464a      	mov	r2, r9
 8009820:	f7fe f8db 	bl	80079da <memcpy>
 8009824:	89a3      	ldrh	r3, [r4, #12]
 8009826:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800982a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800982e:	81a3      	strh	r3, [r4, #12]
 8009830:	6126      	str	r6, [r4, #16]
 8009832:	6165      	str	r5, [r4, #20]
 8009834:	444e      	add	r6, r9
 8009836:	eba5 0509 	sub.w	r5, r5, r9
 800983a:	6026      	str	r6, [r4, #0]
 800983c:	60a5      	str	r5, [r4, #8]
 800983e:	463e      	mov	r6, r7
 8009840:	42be      	cmp	r6, r7
 8009842:	d900      	bls.n	8009846 <__ssputs_r+0x72>
 8009844:	463e      	mov	r6, r7
 8009846:	6820      	ldr	r0, [r4, #0]
 8009848:	4632      	mov	r2, r6
 800984a:	4641      	mov	r1, r8
 800984c:	f000 f9c6 	bl	8009bdc <memmove>
 8009850:	68a3      	ldr	r3, [r4, #8]
 8009852:	1b9b      	subs	r3, r3, r6
 8009854:	60a3      	str	r3, [r4, #8]
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	4433      	add	r3, r6
 800985a:	6023      	str	r3, [r4, #0]
 800985c:	2000      	movs	r0, #0
 800985e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009862:	462a      	mov	r2, r5
 8009864:	f000 fa16 	bl	8009c94 <_realloc_r>
 8009868:	4606      	mov	r6, r0
 800986a:	2800      	cmp	r0, #0
 800986c:	d1e0      	bne.n	8009830 <__ssputs_r+0x5c>
 800986e:	6921      	ldr	r1, [r4, #16]
 8009870:	4650      	mov	r0, sl
 8009872:	f7fe feaf 	bl	80085d4 <_free_r>
 8009876:	230c      	movs	r3, #12
 8009878:	f8ca 3000 	str.w	r3, [sl]
 800987c:	89a3      	ldrh	r3, [r4, #12]
 800987e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009882:	81a3      	strh	r3, [r4, #12]
 8009884:	f04f 30ff 	mov.w	r0, #4294967295
 8009888:	e7e9      	b.n	800985e <__ssputs_r+0x8a>
	...

0800988c <_svfiprintf_r>:
 800988c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009890:	4698      	mov	r8, r3
 8009892:	898b      	ldrh	r3, [r1, #12]
 8009894:	061b      	lsls	r3, r3, #24
 8009896:	b09d      	sub	sp, #116	@ 0x74
 8009898:	4607      	mov	r7, r0
 800989a:	460d      	mov	r5, r1
 800989c:	4614      	mov	r4, r2
 800989e:	d510      	bpl.n	80098c2 <_svfiprintf_r+0x36>
 80098a0:	690b      	ldr	r3, [r1, #16]
 80098a2:	b973      	cbnz	r3, 80098c2 <_svfiprintf_r+0x36>
 80098a4:	2140      	movs	r1, #64	@ 0x40
 80098a6:	f7ff fa43 	bl	8008d30 <_malloc_r>
 80098aa:	6028      	str	r0, [r5, #0]
 80098ac:	6128      	str	r0, [r5, #16]
 80098ae:	b930      	cbnz	r0, 80098be <_svfiprintf_r+0x32>
 80098b0:	230c      	movs	r3, #12
 80098b2:	603b      	str	r3, [r7, #0]
 80098b4:	f04f 30ff 	mov.w	r0, #4294967295
 80098b8:	b01d      	add	sp, #116	@ 0x74
 80098ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098be:	2340      	movs	r3, #64	@ 0x40
 80098c0:	616b      	str	r3, [r5, #20]
 80098c2:	2300      	movs	r3, #0
 80098c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098c6:	2320      	movs	r3, #32
 80098c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80098d0:	2330      	movs	r3, #48	@ 0x30
 80098d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009a70 <_svfiprintf_r+0x1e4>
 80098d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098da:	f04f 0901 	mov.w	r9, #1
 80098de:	4623      	mov	r3, r4
 80098e0:	469a      	mov	sl, r3
 80098e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098e6:	b10a      	cbz	r2, 80098ec <_svfiprintf_r+0x60>
 80098e8:	2a25      	cmp	r2, #37	@ 0x25
 80098ea:	d1f9      	bne.n	80098e0 <_svfiprintf_r+0x54>
 80098ec:	ebba 0b04 	subs.w	fp, sl, r4
 80098f0:	d00b      	beq.n	800990a <_svfiprintf_r+0x7e>
 80098f2:	465b      	mov	r3, fp
 80098f4:	4622      	mov	r2, r4
 80098f6:	4629      	mov	r1, r5
 80098f8:	4638      	mov	r0, r7
 80098fa:	f7ff ff6b 	bl	80097d4 <__ssputs_r>
 80098fe:	3001      	adds	r0, #1
 8009900:	f000 80a7 	beq.w	8009a52 <_svfiprintf_r+0x1c6>
 8009904:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009906:	445a      	add	r2, fp
 8009908:	9209      	str	r2, [sp, #36]	@ 0x24
 800990a:	f89a 3000 	ldrb.w	r3, [sl]
 800990e:	2b00      	cmp	r3, #0
 8009910:	f000 809f 	beq.w	8009a52 <_svfiprintf_r+0x1c6>
 8009914:	2300      	movs	r3, #0
 8009916:	f04f 32ff 	mov.w	r2, #4294967295
 800991a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800991e:	f10a 0a01 	add.w	sl, sl, #1
 8009922:	9304      	str	r3, [sp, #16]
 8009924:	9307      	str	r3, [sp, #28]
 8009926:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800992a:	931a      	str	r3, [sp, #104]	@ 0x68
 800992c:	4654      	mov	r4, sl
 800992e:	2205      	movs	r2, #5
 8009930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009934:	484e      	ldr	r0, [pc, #312]	@ (8009a70 <_svfiprintf_r+0x1e4>)
 8009936:	f7f6 fcd3 	bl	80002e0 <memchr>
 800993a:	9a04      	ldr	r2, [sp, #16]
 800993c:	b9d8      	cbnz	r0, 8009976 <_svfiprintf_r+0xea>
 800993e:	06d0      	lsls	r0, r2, #27
 8009940:	bf44      	itt	mi
 8009942:	2320      	movmi	r3, #32
 8009944:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009948:	0711      	lsls	r1, r2, #28
 800994a:	bf44      	itt	mi
 800994c:	232b      	movmi	r3, #43	@ 0x2b
 800994e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009952:	f89a 3000 	ldrb.w	r3, [sl]
 8009956:	2b2a      	cmp	r3, #42	@ 0x2a
 8009958:	d015      	beq.n	8009986 <_svfiprintf_r+0xfa>
 800995a:	9a07      	ldr	r2, [sp, #28]
 800995c:	4654      	mov	r4, sl
 800995e:	2000      	movs	r0, #0
 8009960:	f04f 0c0a 	mov.w	ip, #10
 8009964:	4621      	mov	r1, r4
 8009966:	f811 3b01 	ldrb.w	r3, [r1], #1
 800996a:	3b30      	subs	r3, #48	@ 0x30
 800996c:	2b09      	cmp	r3, #9
 800996e:	d94b      	bls.n	8009a08 <_svfiprintf_r+0x17c>
 8009970:	b1b0      	cbz	r0, 80099a0 <_svfiprintf_r+0x114>
 8009972:	9207      	str	r2, [sp, #28]
 8009974:	e014      	b.n	80099a0 <_svfiprintf_r+0x114>
 8009976:	eba0 0308 	sub.w	r3, r0, r8
 800997a:	fa09 f303 	lsl.w	r3, r9, r3
 800997e:	4313      	orrs	r3, r2
 8009980:	9304      	str	r3, [sp, #16]
 8009982:	46a2      	mov	sl, r4
 8009984:	e7d2      	b.n	800992c <_svfiprintf_r+0xa0>
 8009986:	9b03      	ldr	r3, [sp, #12]
 8009988:	1d19      	adds	r1, r3, #4
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	9103      	str	r1, [sp, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	bfbb      	ittet	lt
 8009992:	425b      	neglt	r3, r3
 8009994:	f042 0202 	orrlt.w	r2, r2, #2
 8009998:	9307      	strge	r3, [sp, #28]
 800999a:	9307      	strlt	r3, [sp, #28]
 800999c:	bfb8      	it	lt
 800999e:	9204      	strlt	r2, [sp, #16]
 80099a0:	7823      	ldrb	r3, [r4, #0]
 80099a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80099a4:	d10a      	bne.n	80099bc <_svfiprintf_r+0x130>
 80099a6:	7863      	ldrb	r3, [r4, #1]
 80099a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80099aa:	d132      	bne.n	8009a12 <_svfiprintf_r+0x186>
 80099ac:	9b03      	ldr	r3, [sp, #12]
 80099ae:	1d1a      	adds	r2, r3, #4
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	9203      	str	r2, [sp, #12]
 80099b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099b8:	3402      	adds	r4, #2
 80099ba:	9305      	str	r3, [sp, #20]
 80099bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009a80 <_svfiprintf_r+0x1f4>
 80099c0:	7821      	ldrb	r1, [r4, #0]
 80099c2:	2203      	movs	r2, #3
 80099c4:	4650      	mov	r0, sl
 80099c6:	f7f6 fc8b 	bl	80002e0 <memchr>
 80099ca:	b138      	cbz	r0, 80099dc <_svfiprintf_r+0x150>
 80099cc:	9b04      	ldr	r3, [sp, #16]
 80099ce:	eba0 000a 	sub.w	r0, r0, sl
 80099d2:	2240      	movs	r2, #64	@ 0x40
 80099d4:	4082      	lsls	r2, r0
 80099d6:	4313      	orrs	r3, r2
 80099d8:	3401      	adds	r4, #1
 80099da:	9304      	str	r3, [sp, #16]
 80099dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099e0:	4824      	ldr	r0, [pc, #144]	@ (8009a74 <_svfiprintf_r+0x1e8>)
 80099e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099e6:	2206      	movs	r2, #6
 80099e8:	f7f6 fc7a 	bl	80002e0 <memchr>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	d036      	beq.n	8009a5e <_svfiprintf_r+0x1d2>
 80099f0:	4b21      	ldr	r3, [pc, #132]	@ (8009a78 <_svfiprintf_r+0x1ec>)
 80099f2:	bb1b      	cbnz	r3, 8009a3c <_svfiprintf_r+0x1b0>
 80099f4:	9b03      	ldr	r3, [sp, #12]
 80099f6:	3307      	adds	r3, #7
 80099f8:	f023 0307 	bic.w	r3, r3, #7
 80099fc:	3308      	adds	r3, #8
 80099fe:	9303      	str	r3, [sp, #12]
 8009a00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a02:	4433      	add	r3, r6
 8009a04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a06:	e76a      	b.n	80098de <_svfiprintf_r+0x52>
 8009a08:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a0c:	460c      	mov	r4, r1
 8009a0e:	2001      	movs	r0, #1
 8009a10:	e7a8      	b.n	8009964 <_svfiprintf_r+0xd8>
 8009a12:	2300      	movs	r3, #0
 8009a14:	3401      	adds	r4, #1
 8009a16:	9305      	str	r3, [sp, #20]
 8009a18:	4619      	mov	r1, r3
 8009a1a:	f04f 0c0a 	mov.w	ip, #10
 8009a1e:	4620      	mov	r0, r4
 8009a20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a24:	3a30      	subs	r2, #48	@ 0x30
 8009a26:	2a09      	cmp	r2, #9
 8009a28:	d903      	bls.n	8009a32 <_svfiprintf_r+0x1a6>
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d0c6      	beq.n	80099bc <_svfiprintf_r+0x130>
 8009a2e:	9105      	str	r1, [sp, #20]
 8009a30:	e7c4      	b.n	80099bc <_svfiprintf_r+0x130>
 8009a32:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a36:	4604      	mov	r4, r0
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e7f0      	b.n	8009a1e <_svfiprintf_r+0x192>
 8009a3c:	ab03      	add	r3, sp, #12
 8009a3e:	9300      	str	r3, [sp, #0]
 8009a40:	462a      	mov	r2, r5
 8009a42:	4b0e      	ldr	r3, [pc, #56]	@ (8009a7c <_svfiprintf_r+0x1f0>)
 8009a44:	a904      	add	r1, sp, #16
 8009a46:	4638      	mov	r0, r7
 8009a48:	f7fd fa52 	bl	8006ef0 <_printf_float>
 8009a4c:	1c42      	adds	r2, r0, #1
 8009a4e:	4606      	mov	r6, r0
 8009a50:	d1d6      	bne.n	8009a00 <_svfiprintf_r+0x174>
 8009a52:	89ab      	ldrh	r3, [r5, #12]
 8009a54:	065b      	lsls	r3, r3, #25
 8009a56:	f53f af2d 	bmi.w	80098b4 <_svfiprintf_r+0x28>
 8009a5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a5c:	e72c      	b.n	80098b8 <_svfiprintf_r+0x2c>
 8009a5e:	ab03      	add	r3, sp, #12
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	462a      	mov	r2, r5
 8009a64:	4b05      	ldr	r3, [pc, #20]	@ (8009a7c <_svfiprintf_r+0x1f0>)
 8009a66:	a904      	add	r1, sp, #16
 8009a68:	4638      	mov	r0, r7
 8009a6a:	f7fd fcc9 	bl	8007400 <_printf_i>
 8009a6e:	e7ed      	b.n	8009a4c <_svfiprintf_r+0x1c0>
 8009a70:	0800a570 	.word	0x0800a570
 8009a74:	0800a57a 	.word	0x0800a57a
 8009a78:	08006ef1 	.word	0x08006ef1
 8009a7c:	080097d5 	.word	0x080097d5
 8009a80:	0800a576 	.word	0x0800a576

08009a84 <__sflush_r>:
 8009a84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a8c:	0716      	lsls	r6, r2, #28
 8009a8e:	4605      	mov	r5, r0
 8009a90:	460c      	mov	r4, r1
 8009a92:	d454      	bmi.n	8009b3e <__sflush_r+0xba>
 8009a94:	684b      	ldr	r3, [r1, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	dc02      	bgt.n	8009aa0 <__sflush_r+0x1c>
 8009a9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	dd48      	ble.n	8009b32 <__sflush_r+0xae>
 8009aa0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009aa2:	2e00      	cmp	r6, #0
 8009aa4:	d045      	beq.n	8009b32 <__sflush_r+0xae>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009aac:	682f      	ldr	r7, [r5, #0]
 8009aae:	6a21      	ldr	r1, [r4, #32]
 8009ab0:	602b      	str	r3, [r5, #0]
 8009ab2:	d030      	beq.n	8009b16 <__sflush_r+0x92>
 8009ab4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ab6:	89a3      	ldrh	r3, [r4, #12]
 8009ab8:	0759      	lsls	r1, r3, #29
 8009aba:	d505      	bpl.n	8009ac8 <__sflush_r+0x44>
 8009abc:	6863      	ldr	r3, [r4, #4]
 8009abe:	1ad2      	subs	r2, r2, r3
 8009ac0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ac2:	b10b      	cbz	r3, 8009ac8 <__sflush_r+0x44>
 8009ac4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ac6:	1ad2      	subs	r2, r2, r3
 8009ac8:	2300      	movs	r3, #0
 8009aca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009acc:	6a21      	ldr	r1, [r4, #32]
 8009ace:	4628      	mov	r0, r5
 8009ad0:	47b0      	blx	r6
 8009ad2:	1c43      	adds	r3, r0, #1
 8009ad4:	89a3      	ldrh	r3, [r4, #12]
 8009ad6:	d106      	bne.n	8009ae6 <__sflush_r+0x62>
 8009ad8:	6829      	ldr	r1, [r5, #0]
 8009ada:	291d      	cmp	r1, #29
 8009adc:	d82b      	bhi.n	8009b36 <__sflush_r+0xb2>
 8009ade:	4a2a      	ldr	r2, [pc, #168]	@ (8009b88 <__sflush_r+0x104>)
 8009ae0:	40ca      	lsrs	r2, r1
 8009ae2:	07d6      	lsls	r6, r2, #31
 8009ae4:	d527      	bpl.n	8009b36 <__sflush_r+0xb2>
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	6062      	str	r2, [r4, #4]
 8009aea:	04d9      	lsls	r1, r3, #19
 8009aec:	6922      	ldr	r2, [r4, #16]
 8009aee:	6022      	str	r2, [r4, #0]
 8009af0:	d504      	bpl.n	8009afc <__sflush_r+0x78>
 8009af2:	1c42      	adds	r2, r0, #1
 8009af4:	d101      	bne.n	8009afa <__sflush_r+0x76>
 8009af6:	682b      	ldr	r3, [r5, #0]
 8009af8:	b903      	cbnz	r3, 8009afc <__sflush_r+0x78>
 8009afa:	6560      	str	r0, [r4, #84]	@ 0x54
 8009afc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009afe:	602f      	str	r7, [r5, #0]
 8009b00:	b1b9      	cbz	r1, 8009b32 <__sflush_r+0xae>
 8009b02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b06:	4299      	cmp	r1, r3
 8009b08:	d002      	beq.n	8009b10 <__sflush_r+0x8c>
 8009b0a:	4628      	mov	r0, r5
 8009b0c:	f7fe fd62 	bl	80085d4 <_free_r>
 8009b10:	2300      	movs	r3, #0
 8009b12:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b14:	e00d      	b.n	8009b32 <__sflush_r+0xae>
 8009b16:	2301      	movs	r3, #1
 8009b18:	4628      	mov	r0, r5
 8009b1a:	47b0      	blx	r6
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	1c50      	adds	r0, r2, #1
 8009b20:	d1c9      	bne.n	8009ab6 <__sflush_r+0x32>
 8009b22:	682b      	ldr	r3, [r5, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d0c6      	beq.n	8009ab6 <__sflush_r+0x32>
 8009b28:	2b1d      	cmp	r3, #29
 8009b2a:	d001      	beq.n	8009b30 <__sflush_r+0xac>
 8009b2c:	2b16      	cmp	r3, #22
 8009b2e:	d11e      	bne.n	8009b6e <__sflush_r+0xea>
 8009b30:	602f      	str	r7, [r5, #0]
 8009b32:	2000      	movs	r0, #0
 8009b34:	e022      	b.n	8009b7c <__sflush_r+0xf8>
 8009b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b3a:	b21b      	sxth	r3, r3
 8009b3c:	e01b      	b.n	8009b76 <__sflush_r+0xf2>
 8009b3e:	690f      	ldr	r7, [r1, #16]
 8009b40:	2f00      	cmp	r7, #0
 8009b42:	d0f6      	beq.n	8009b32 <__sflush_r+0xae>
 8009b44:	0793      	lsls	r3, r2, #30
 8009b46:	680e      	ldr	r6, [r1, #0]
 8009b48:	bf08      	it	eq
 8009b4a:	694b      	ldreq	r3, [r1, #20]
 8009b4c:	600f      	str	r7, [r1, #0]
 8009b4e:	bf18      	it	ne
 8009b50:	2300      	movne	r3, #0
 8009b52:	eba6 0807 	sub.w	r8, r6, r7
 8009b56:	608b      	str	r3, [r1, #8]
 8009b58:	f1b8 0f00 	cmp.w	r8, #0
 8009b5c:	dde9      	ble.n	8009b32 <__sflush_r+0xae>
 8009b5e:	6a21      	ldr	r1, [r4, #32]
 8009b60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b62:	4643      	mov	r3, r8
 8009b64:	463a      	mov	r2, r7
 8009b66:	4628      	mov	r0, r5
 8009b68:	47b0      	blx	r6
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	dc08      	bgt.n	8009b80 <__sflush_r+0xfc>
 8009b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b76:	81a3      	strh	r3, [r4, #12]
 8009b78:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b80:	4407      	add	r7, r0
 8009b82:	eba8 0800 	sub.w	r8, r8, r0
 8009b86:	e7e7      	b.n	8009b58 <__sflush_r+0xd4>
 8009b88:	20400001 	.word	0x20400001

08009b8c <_fflush_r>:
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	690b      	ldr	r3, [r1, #16]
 8009b90:	4605      	mov	r5, r0
 8009b92:	460c      	mov	r4, r1
 8009b94:	b913      	cbnz	r3, 8009b9c <_fflush_r+0x10>
 8009b96:	2500      	movs	r5, #0
 8009b98:	4628      	mov	r0, r5
 8009b9a:	bd38      	pop	{r3, r4, r5, pc}
 8009b9c:	b118      	cbz	r0, 8009ba6 <_fflush_r+0x1a>
 8009b9e:	6a03      	ldr	r3, [r0, #32]
 8009ba0:	b90b      	cbnz	r3, 8009ba6 <_fflush_r+0x1a>
 8009ba2:	f7fd fdd7 	bl	8007754 <__sinit>
 8009ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d0f3      	beq.n	8009b96 <_fflush_r+0xa>
 8009bae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009bb0:	07d0      	lsls	r0, r2, #31
 8009bb2:	d404      	bmi.n	8009bbe <_fflush_r+0x32>
 8009bb4:	0599      	lsls	r1, r3, #22
 8009bb6:	d402      	bmi.n	8009bbe <_fflush_r+0x32>
 8009bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bba:	f7fd ff0c 	bl	80079d6 <__retarget_lock_acquire_recursive>
 8009bbe:	4628      	mov	r0, r5
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	f7ff ff5f 	bl	8009a84 <__sflush_r>
 8009bc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bc8:	07da      	lsls	r2, r3, #31
 8009bca:	4605      	mov	r5, r0
 8009bcc:	d4e4      	bmi.n	8009b98 <_fflush_r+0xc>
 8009bce:	89a3      	ldrh	r3, [r4, #12]
 8009bd0:	059b      	lsls	r3, r3, #22
 8009bd2:	d4e1      	bmi.n	8009b98 <_fflush_r+0xc>
 8009bd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bd6:	f7fd feff 	bl	80079d8 <__retarget_lock_release_recursive>
 8009bda:	e7dd      	b.n	8009b98 <_fflush_r+0xc>

08009bdc <memmove>:
 8009bdc:	4288      	cmp	r0, r1
 8009bde:	b510      	push	{r4, lr}
 8009be0:	eb01 0402 	add.w	r4, r1, r2
 8009be4:	d902      	bls.n	8009bec <memmove+0x10>
 8009be6:	4284      	cmp	r4, r0
 8009be8:	4623      	mov	r3, r4
 8009bea:	d807      	bhi.n	8009bfc <memmove+0x20>
 8009bec:	1e43      	subs	r3, r0, #1
 8009bee:	42a1      	cmp	r1, r4
 8009bf0:	d008      	beq.n	8009c04 <memmove+0x28>
 8009bf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bfa:	e7f8      	b.n	8009bee <memmove+0x12>
 8009bfc:	4402      	add	r2, r0
 8009bfe:	4601      	mov	r1, r0
 8009c00:	428a      	cmp	r2, r1
 8009c02:	d100      	bne.n	8009c06 <memmove+0x2a>
 8009c04:	bd10      	pop	{r4, pc}
 8009c06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c0e:	e7f7      	b.n	8009c00 <memmove+0x24>

08009c10 <_sbrk_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	4d06      	ldr	r5, [pc, #24]	@ (8009c2c <_sbrk_r+0x1c>)
 8009c14:	2300      	movs	r3, #0
 8009c16:	4604      	mov	r4, r0
 8009c18:	4608      	mov	r0, r1
 8009c1a:	602b      	str	r3, [r5, #0]
 8009c1c:	f7f7 fe5c 	bl	80018d8 <_sbrk>
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	d102      	bne.n	8009c2a <_sbrk_r+0x1a>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	b103      	cbz	r3, 8009c2a <_sbrk_r+0x1a>
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}
 8009c2c:	2400060c 	.word	0x2400060c

08009c30 <__assert_func>:
 8009c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c32:	4614      	mov	r4, r2
 8009c34:	461a      	mov	r2, r3
 8009c36:	4b09      	ldr	r3, [pc, #36]	@ (8009c5c <__assert_func+0x2c>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	68d8      	ldr	r0, [r3, #12]
 8009c3e:	b14c      	cbz	r4, 8009c54 <__assert_func+0x24>
 8009c40:	4b07      	ldr	r3, [pc, #28]	@ (8009c60 <__assert_func+0x30>)
 8009c42:	9100      	str	r1, [sp, #0]
 8009c44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c48:	4906      	ldr	r1, [pc, #24]	@ (8009c64 <__assert_func+0x34>)
 8009c4a:	462b      	mov	r3, r5
 8009c4c:	f000 f850 	bl	8009cf0 <fiprintf>
 8009c50:	f000 f860 	bl	8009d14 <abort>
 8009c54:	4b04      	ldr	r3, [pc, #16]	@ (8009c68 <__assert_func+0x38>)
 8009c56:	461c      	mov	r4, r3
 8009c58:	e7f3      	b.n	8009c42 <__assert_func+0x12>
 8009c5a:	bf00      	nop
 8009c5c:	24000188 	.word	0x24000188
 8009c60:	0800a581 	.word	0x0800a581
 8009c64:	0800a58e 	.word	0x0800a58e
 8009c68:	0800a5bc 	.word	0x0800a5bc

08009c6c <_calloc_r>:
 8009c6c:	b570      	push	{r4, r5, r6, lr}
 8009c6e:	fba1 5402 	umull	r5, r4, r1, r2
 8009c72:	b934      	cbnz	r4, 8009c82 <_calloc_r+0x16>
 8009c74:	4629      	mov	r1, r5
 8009c76:	f7ff f85b 	bl	8008d30 <_malloc_r>
 8009c7a:	4606      	mov	r6, r0
 8009c7c:	b928      	cbnz	r0, 8009c8a <_calloc_r+0x1e>
 8009c7e:	4630      	mov	r0, r6
 8009c80:	bd70      	pop	{r4, r5, r6, pc}
 8009c82:	220c      	movs	r2, #12
 8009c84:	6002      	str	r2, [r0, #0]
 8009c86:	2600      	movs	r6, #0
 8009c88:	e7f9      	b.n	8009c7e <_calloc_r+0x12>
 8009c8a:	462a      	mov	r2, r5
 8009c8c:	4621      	mov	r1, r4
 8009c8e:	f7fd fdfc 	bl	800788a <memset>
 8009c92:	e7f4      	b.n	8009c7e <_calloc_r+0x12>

08009c94 <_realloc_r>:
 8009c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c98:	4607      	mov	r7, r0
 8009c9a:	4614      	mov	r4, r2
 8009c9c:	460d      	mov	r5, r1
 8009c9e:	b921      	cbnz	r1, 8009caa <_realloc_r+0x16>
 8009ca0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca4:	4611      	mov	r1, r2
 8009ca6:	f7ff b843 	b.w	8008d30 <_malloc_r>
 8009caa:	b92a      	cbnz	r2, 8009cb8 <_realloc_r+0x24>
 8009cac:	f7fe fc92 	bl	80085d4 <_free_r>
 8009cb0:	4625      	mov	r5, r4
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cb8:	f000 f833 	bl	8009d22 <_malloc_usable_size_r>
 8009cbc:	4284      	cmp	r4, r0
 8009cbe:	4606      	mov	r6, r0
 8009cc0:	d802      	bhi.n	8009cc8 <_realloc_r+0x34>
 8009cc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009cc6:	d8f4      	bhi.n	8009cb2 <_realloc_r+0x1e>
 8009cc8:	4621      	mov	r1, r4
 8009cca:	4638      	mov	r0, r7
 8009ccc:	f7ff f830 	bl	8008d30 <_malloc_r>
 8009cd0:	4680      	mov	r8, r0
 8009cd2:	b908      	cbnz	r0, 8009cd8 <_realloc_r+0x44>
 8009cd4:	4645      	mov	r5, r8
 8009cd6:	e7ec      	b.n	8009cb2 <_realloc_r+0x1e>
 8009cd8:	42b4      	cmp	r4, r6
 8009cda:	4622      	mov	r2, r4
 8009cdc:	4629      	mov	r1, r5
 8009cde:	bf28      	it	cs
 8009ce0:	4632      	movcs	r2, r6
 8009ce2:	f7fd fe7a 	bl	80079da <memcpy>
 8009ce6:	4629      	mov	r1, r5
 8009ce8:	4638      	mov	r0, r7
 8009cea:	f7fe fc73 	bl	80085d4 <_free_r>
 8009cee:	e7f1      	b.n	8009cd4 <_realloc_r+0x40>

08009cf0 <fiprintf>:
 8009cf0:	b40e      	push	{r1, r2, r3}
 8009cf2:	b503      	push	{r0, r1, lr}
 8009cf4:	4601      	mov	r1, r0
 8009cf6:	ab03      	add	r3, sp, #12
 8009cf8:	4805      	ldr	r0, [pc, #20]	@ (8009d10 <fiprintf+0x20>)
 8009cfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cfe:	6800      	ldr	r0, [r0, #0]
 8009d00:	9301      	str	r3, [sp, #4]
 8009d02:	f000 f83f 	bl	8009d84 <_vfiprintf_r>
 8009d06:	b002      	add	sp, #8
 8009d08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d0c:	b003      	add	sp, #12
 8009d0e:	4770      	bx	lr
 8009d10:	24000188 	.word	0x24000188

08009d14 <abort>:
 8009d14:	b508      	push	{r3, lr}
 8009d16:	2006      	movs	r0, #6
 8009d18:	f000 fa08 	bl	800a12c <raise>
 8009d1c:	2001      	movs	r0, #1
 8009d1e:	f7f7 fd62 	bl	80017e6 <_exit>

08009d22 <_malloc_usable_size_r>:
 8009d22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d26:	1f18      	subs	r0, r3, #4
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	bfbc      	itt	lt
 8009d2c:	580b      	ldrlt	r3, [r1, r0]
 8009d2e:	18c0      	addlt	r0, r0, r3
 8009d30:	4770      	bx	lr

08009d32 <__sfputc_r>:
 8009d32:	6893      	ldr	r3, [r2, #8]
 8009d34:	3b01      	subs	r3, #1
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	b410      	push	{r4}
 8009d3a:	6093      	str	r3, [r2, #8]
 8009d3c:	da08      	bge.n	8009d50 <__sfputc_r+0x1e>
 8009d3e:	6994      	ldr	r4, [r2, #24]
 8009d40:	42a3      	cmp	r3, r4
 8009d42:	db01      	blt.n	8009d48 <__sfputc_r+0x16>
 8009d44:	290a      	cmp	r1, #10
 8009d46:	d103      	bne.n	8009d50 <__sfputc_r+0x1e>
 8009d48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d4c:	f000 b932 	b.w	8009fb4 <__swbuf_r>
 8009d50:	6813      	ldr	r3, [r2, #0]
 8009d52:	1c58      	adds	r0, r3, #1
 8009d54:	6010      	str	r0, [r2, #0]
 8009d56:	7019      	strb	r1, [r3, #0]
 8009d58:	4608      	mov	r0, r1
 8009d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <__sfputs_r>:
 8009d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d62:	4606      	mov	r6, r0
 8009d64:	460f      	mov	r7, r1
 8009d66:	4614      	mov	r4, r2
 8009d68:	18d5      	adds	r5, r2, r3
 8009d6a:	42ac      	cmp	r4, r5
 8009d6c:	d101      	bne.n	8009d72 <__sfputs_r+0x12>
 8009d6e:	2000      	movs	r0, #0
 8009d70:	e007      	b.n	8009d82 <__sfputs_r+0x22>
 8009d72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d76:	463a      	mov	r2, r7
 8009d78:	4630      	mov	r0, r6
 8009d7a:	f7ff ffda 	bl	8009d32 <__sfputc_r>
 8009d7e:	1c43      	adds	r3, r0, #1
 8009d80:	d1f3      	bne.n	8009d6a <__sfputs_r+0xa>
 8009d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d84 <_vfiprintf_r>:
 8009d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d88:	460d      	mov	r5, r1
 8009d8a:	b09d      	sub	sp, #116	@ 0x74
 8009d8c:	4614      	mov	r4, r2
 8009d8e:	4698      	mov	r8, r3
 8009d90:	4606      	mov	r6, r0
 8009d92:	b118      	cbz	r0, 8009d9c <_vfiprintf_r+0x18>
 8009d94:	6a03      	ldr	r3, [r0, #32]
 8009d96:	b90b      	cbnz	r3, 8009d9c <_vfiprintf_r+0x18>
 8009d98:	f7fd fcdc 	bl	8007754 <__sinit>
 8009d9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d9e:	07d9      	lsls	r1, r3, #31
 8009da0:	d405      	bmi.n	8009dae <_vfiprintf_r+0x2a>
 8009da2:	89ab      	ldrh	r3, [r5, #12]
 8009da4:	059a      	lsls	r2, r3, #22
 8009da6:	d402      	bmi.n	8009dae <_vfiprintf_r+0x2a>
 8009da8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009daa:	f7fd fe14 	bl	80079d6 <__retarget_lock_acquire_recursive>
 8009dae:	89ab      	ldrh	r3, [r5, #12]
 8009db0:	071b      	lsls	r3, r3, #28
 8009db2:	d501      	bpl.n	8009db8 <_vfiprintf_r+0x34>
 8009db4:	692b      	ldr	r3, [r5, #16]
 8009db6:	b99b      	cbnz	r3, 8009de0 <_vfiprintf_r+0x5c>
 8009db8:	4629      	mov	r1, r5
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f000 f938 	bl	800a030 <__swsetup_r>
 8009dc0:	b170      	cbz	r0, 8009de0 <_vfiprintf_r+0x5c>
 8009dc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dc4:	07dc      	lsls	r4, r3, #31
 8009dc6:	d504      	bpl.n	8009dd2 <_vfiprintf_r+0x4e>
 8009dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009dcc:	b01d      	add	sp, #116	@ 0x74
 8009dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	0598      	lsls	r0, r3, #22
 8009dd6:	d4f7      	bmi.n	8009dc8 <_vfiprintf_r+0x44>
 8009dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dda:	f7fd fdfd 	bl	80079d8 <__retarget_lock_release_recursive>
 8009dde:	e7f3      	b.n	8009dc8 <_vfiprintf_r+0x44>
 8009de0:	2300      	movs	r3, #0
 8009de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009de4:	2320      	movs	r3, #32
 8009de6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009dea:	f8cd 800c 	str.w	r8, [sp, #12]
 8009dee:	2330      	movs	r3, #48	@ 0x30
 8009df0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009fa0 <_vfiprintf_r+0x21c>
 8009df4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009df8:	f04f 0901 	mov.w	r9, #1
 8009dfc:	4623      	mov	r3, r4
 8009dfe:	469a      	mov	sl, r3
 8009e00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e04:	b10a      	cbz	r2, 8009e0a <_vfiprintf_r+0x86>
 8009e06:	2a25      	cmp	r2, #37	@ 0x25
 8009e08:	d1f9      	bne.n	8009dfe <_vfiprintf_r+0x7a>
 8009e0a:	ebba 0b04 	subs.w	fp, sl, r4
 8009e0e:	d00b      	beq.n	8009e28 <_vfiprintf_r+0xa4>
 8009e10:	465b      	mov	r3, fp
 8009e12:	4622      	mov	r2, r4
 8009e14:	4629      	mov	r1, r5
 8009e16:	4630      	mov	r0, r6
 8009e18:	f7ff ffa2 	bl	8009d60 <__sfputs_r>
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f000 80a7 	beq.w	8009f70 <_vfiprintf_r+0x1ec>
 8009e22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e24:	445a      	add	r2, fp
 8009e26:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e28:	f89a 3000 	ldrb.w	r3, [sl]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f000 809f 	beq.w	8009f70 <_vfiprintf_r+0x1ec>
 8009e32:	2300      	movs	r3, #0
 8009e34:	f04f 32ff 	mov.w	r2, #4294967295
 8009e38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e3c:	f10a 0a01 	add.w	sl, sl, #1
 8009e40:	9304      	str	r3, [sp, #16]
 8009e42:	9307      	str	r3, [sp, #28]
 8009e44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e48:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e4a:	4654      	mov	r4, sl
 8009e4c:	2205      	movs	r2, #5
 8009e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e52:	4853      	ldr	r0, [pc, #332]	@ (8009fa0 <_vfiprintf_r+0x21c>)
 8009e54:	f7f6 fa44 	bl	80002e0 <memchr>
 8009e58:	9a04      	ldr	r2, [sp, #16]
 8009e5a:	b9d8      	cbnz	r0, 8009e94 <_vfiprintf_r+0x110>
 8009e5c:	06d1      	lsls	r1, r2, #27
 8009e5e:	bf44      	itt	mi
 8009e60:	2320      	movmi	r3, #32
 8009e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e66:	0713      	lsls	r3, r2, #28
 8009e68:	bf44      	itt	mi
 8009e6a:	232b      	movmi	r3, #43	@ 0x2b
 8009e6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e70:	f89a 3000 	ldrb.w	r3, [sl]
 8009e74:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e76:	d015      	beq.n	8009ea4 <_vfiprintf_r+0x120>
 8009e78:	9a07      	ldr	r2, [sp, #28]
 8009e7a:	4654      	mov	r4, sl
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	f04f 0c0a 	mov.w	ip, #10
 8009e82:	4621      	mov	r1, r4
 8009e84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e88:	3b30      	subs	r3, #48	@ 0x30
 8009e8a:	2b09      	cmp	r3, #9
 8009e8c:	d94b      	bls.n	8009f26 <_vfiprintf_r+0x1a2>
 8009e8e:	b1b0      	cbz	r0, 8009ebe <_vfiprintf_r+0x13a>
 8009e90:	9207      	str	r2, [sp, #28]
 8009e92:	e014      	b.n	8009ebe <_vfiprintf_r+0x13a>
 8009e94:	eba0 0308 	sub.w	r3, r0, r8
 8009e98:	fa09 f303 	lsl.w	r3, r9, r3
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	9304      	str	r3, [sp, #16]
 8009ea0:	46a2      	mov	sl, r4
 8009ea2:	e7d2      	b.n	8009e4a <_vfiprintf_r+0xc6>
 8009ea4:	9b03      	ldr	r3, [sp, #12]
 8009ea6:	1d19      	adds	r1, r3, #4
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	9103      	str	r1, [sp, #12]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	bfbb      	ittet	lt
 8009eb0:	425b      	neglt	r3, r3
 8009eb2:	f042 0202 	orrlt.w	r2, r2, #2
 8009eb6:	9307      	strge	r3, [sp, #28]
 8009eb8:	9307      	strlt	r3, [sp, #28]
 8009eba:	bfb8      	it	lt
 8009ebc:	9204      	strlt	r2, [sp, #16]
 8009ebe:	7823      	ldrb	r3, [r4, #0]
 8009ec0:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ec2:	d10a      	bne.n	8009eda <_vfiprintf_r+0x156>
 8009ec4:	7863      	ldrb	r3, [r4, #1]
 8009ec6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ec8:	d132      	bne.n	8009f30 <_vfiprintf_r+0x1ac>
 8009eca:	9b03      	ldr	r3, [sp, #12]
 8009ecc:	1d1a      	adds	r2, r3, #4
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	9203      	str	r2, [sp, #12]
 8009ed2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ed6:	3402      	adds	r4, #2
 8009ed8:	9305      	str	r3, [sp, #20]
 8009eda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009fb0 <_vfiprintf_r+0x22c>
 8009ede:	7821      	ldrb	r1, [r4, #0]
 8009ee0:	2203      	movs	r2, #3
 8009ee2:	4650      	mov	r0, sl
 8009ee4:	f7f6 f9fc 	bl	80002e0 <memchr>
 8009ee8:	b138      	cbz	r0, 8009efa <_vfiprintf_r+0x176>
 8009eea:	9b04      	ldr	r3, [sp, #16]
 8009eec:	eba0 000a 	sub.w	r0, r0, sl
 8009ef0:	2240      	movs	r2, #64	@ 0x40
 8009ef2:	4082      	lsls	r2, r0
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	3401      	adds	r4, #1
 8009ef8:	9304      	str	r3, [sp, #16]
 8009efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009efe:	4829      	ldr	r0, [pc, #164]	@ (8009fa4 <_vfiprintf_r+0x220>)
 8009f00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f04:	2206      	movs	r2, #6
 8009f06:	f7f6 f9eb 	bl	80002e0 <memchr>
 8009f0a:	2800      	cmp	r0, #0
 8009f0c:	d03f      	beq.n	8009f8e <_vfiprintf_r+0x20a>
 8009f0e:	4b26      	ldr	r3, [pc, #152]	@ (8009fa8 <_vfiprintf_r+0x224>)
 8009f10:	bb1b      	cbnz	r3, 8009f5a <_vfiprintf_r+0x1d6>
 8009f12:	9b03      	ldr	r3, [sp, #12]
 8009f14:	3307      	adds	r3, #7
 8009f16:	f023 0307 	bic.w	r3, r3, #7
 8009f1a:	3308      	adds	r3, #8
 8009f1c:	9303      	str	r3, [sp, #12]
 8009f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f20:	443b      	add	r3, r7
 8009f22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f24:	e76a      	b.n	8009dfc <_vfiprintf_r+0x78>
 8009f26:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	2001      	movs	r0, #1
 8009f2e:	e7a8      	b.n	8009e82 <_vfiprintf_r+0xfe>
 8009f30:	2300      	movs	r3, #0
 8009f32:	3401      	adds	r4, #1
 8009f34:	9305      	str	r3, [sp, #20]
 8009f36:	4619      	mov	r1, r3
 8009f38:	f04f 0c0a 	mov.w	ip, #10
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f42:	3a30      	subs	r2, #48	@ 0x30
 8009f44:	2a09      	cmp	r2, #9
 8009f46:	d903      	bls.n	8009f50 <_vfiprintf_r+0x1cc>
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d0c6      	beq.n	8009eda <_vfiprintf_r+0x156>
 8009f4c:	9105      	str	r1, [sp, #20]
 8009f4e:	e7c4      	b.n	8009eda <_vfiprintf_r+0x156>
 8009f50:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f54:	4604      	mov	r4, r0
 8009f56:	2301      	movs	r3, #1
 8009f58:	e7f0      	b.n	8009f3c <_vfiprintf_r+0x1b8>
 8009f5a:	ab03      	add	r3, sp, #12
 8009f5c:	9300      	str	r3, [sp, #0]
 8009f5e:	462a      	mov	r2, r5
 8009f60:	4b12      	ldr	r3, [pc, #72]	@ (8009fac <_vfiprintf_r+0x228>)
 8009f62:	a904      	add	r1, sp, #16
 8009f64:	4630      	mov	r0, r6
 8009f66:	f7fc ffc3 	bl	8006ef0 <_printf_float>
 8009f6a:	4607      	mov	r7, r0
 8009f6c:	1c78      	adds	r0, r7, #1
 8009f6e:	d1d6      	bne.n	8009f1e <_vfiprintf_r+0x19a>
 8009f70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f72:	07d9      	lsls	r1, r3, #31
 8009f74:	d405      	bmi.n	8009f82 <_vfiprintf_r+0x1fe>
 8009f76:	89ab      	ldrh	r3, [r5, #12]
 8009f78:	059a      	lsls	r2, r3, #22
 8009f7a:	d402      	bmi.n	8009f82 <_vfiprintf_r+0x1fe>
 8009f7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f7e:	f7fd fd2b 	bl	80079d8 <__retarget_lock_release_recursive>
 8009f82:	89ab      	ldrh	r3, [r5, #12]
 8009f84:	065b      	lsls	r3, r3, #25
 8009f86:	f53f af1f 	bmi.w	8009dc8 <_vfiprintf_r+0x44>
 8009f8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f8c:	e71e      	b.n	8009dcc <_vfiprintf_r+0x48>
 8009f8e:	ab03      	add	r3, sp, #12
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	462a      	mov	r2, r5
 8009f94:	4b05      	ldr	r3, [pc, #20]	@ (8009fac <_vfiprintf_r+0x228>)
 8009f96:	a904      	add	r1, sp, #16
 8009f98:	4630      	mov	r0, r6
 8009f9a:	f7fd fa31 	bl	8007400 <_printf_i>
 8009f9e:	e7e4      	b.n	8009f6a <_vfiprintf_r+0x1e6>
 8009fa0:	0800a570 	.word	0x0800a570
 8009fa4:	0800a57a 	.word	0x0800a57a
 8009fa8:	08006ef1 	.word	0x08006ef1
 8009fac:	08009d61 	.word	0x08009d61
 8009fb0:	0800a576 	.word	0x0800a576

08009fb4 <__swbuf_r>:
 8009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb6:	460e      	mov	r6, r1
 8009fb8:	4614      	mov	r4, r2
 8009fba:	4605      	mov	r5, r0
 8009fbc:	b118      	cbz	r0, 8009fc6 <__swbuf_r+0x12>
 8009fbe:	6a03      	ldr	r3, [r0, #32]
 8009fc0:	b90b      	cbnz	r3, 8009fc6 <__swbuf_r+0x12>
 8009fc2:	f7fd fbc7 	bl	8007754 <__sinit>
 8009fc6:	69a3      	ldr	r3, [r4, #24]
 8009fc8:	60a3      	str	r3, [r4, #8]
 8009fca:	89a3      	ldrh	r3, [r4, #12]
 8009fcc:	071a      	lsls	r2, r3, #28
 8009fce:	d501      	bpl.n	8009fd4 <__swbuf_r+0x20>
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	b943      	cbnz	r3, 8009fe6 <__swbuf_r+0x32>
 8009fd4:	4621      	mov	r1, r4
 8009fd6:	4628      	mov	r0, r5
 8009fd8:	f000 f82a 	bl	800a030 <__swsetup_r>
 8009fdc:	b118      	cbz	r0, 8009fe6 <__swbuf_r+0x32>
 8009fde:	f04f 37ff 	mov.w	r7, #4294967295
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe6:	6823      	ldr	r3, [r4, #0]
 8009fe8:	6922      	ldr	r2, [r4, #16]
 8009fea:	1a98      	subs	r0, r3, r2
 8009fec:	6963      	ldr	r3, [r4, #20]
 8009fee:	b2f6      	uxtb	r6, r6
 8009ff0:	4283      	cmp	r3, r0
 8009ff2:	4637      	mov	r7, r6
 8009ff4:	dc05      	bgt.n	800a002 <__swbuf_r+0x4e>
 8009ff6:	4621      	mov	r1, r4
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	f7ff fdc7 	bl	8009b8c <_fflush_r>
 8009ffe:	2800      	cmp	r0, #0
 800a000:	d1ed      	bne.n	8009fde <__swbuf_r+0x2a>
 800a002:	68a3      	ldr	r3, [r4, #8]
 800a004:	3b01      	subs	r3, #1
 800a006:	60a3      	str	r3, [r4, #8]
 800a008:	6823      	ldr	r3, [r4, #0]
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	6022      	str	r2, [r4, #0]
 800a00e:	701e      	strb	r6, [r3, #0]
 800a010:	6962      	ldr	r2, [r4, #20]
 800a012:	1c43      	adds	r3, r0, #1
 800a014:	429a      	cmp	r2, r3
 800a016:	d004      	beq.n	800a022 <__swbuf_r+0x6e>
 800a018:	89a3      	ldrh	r3, [r4, #12]
 800a01a:	07db      	lsls	r3, r3, #31
 800a01c:	d5e1      	bpl.n	8009fe2 <__swbuf_r+0x2e>
 800a01e:	2e0a      	cmp	r6, #10
 800a020:	d1df      	bne.n	8009fe2 <__swbuf_r+0x2e>
 800a022:	4621      	mov	r1, r4
 800a024:	4628      	mov	r0, r5
 800a026:	f7ff fdb1 	bl	8009b8c <_fflush_r>
 800a02a:	2800      	cmp	r0, #0
 800a02c:	d0d9      	beq.n	8009fe2 <__swbuf_r+0x2e>
 800a02e:	e7d6      	b.n	8009fde <__swbuf_r+0x2a>

0800a030 <__swsetup_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4b29      	ldr	r3, [pc, #164]	@ (800a0d8 <__swsetup_r+0xa8>)
 800a034:	4605      	mov	r5, r0
 800a036:	6818      	ldr	r0, [r3, #0]
 800a038:	460c      	mov	r4, r1
 800a03a:	b118      	cbz	r0, 800a044 <__swsetup_r+0x14>
 800a03c:	6a03      	ldr	r3, [r0, #32]
 800a03e:	b90b      	cbnz	r3, 800a044 <__swsetup_r+0x14>
 800a040:	f7fd fb88 	bl	8007754 <__sinit>
 800a044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a048:	0719      	lsls	r1, r3, #28
 800a04a:	d422      	bmi.n	800a092 <__swsetup_r+0x62>
 800a04c:	06da      	lsls	r2, r3, #27
 800a04e:	d407      	bmi.n	800a060 <__swsetup_r+0x30>
 800a050:	2209      	movs	r2, #9
 800a052:	602a      	str	r2, [r5, #0]
 800a054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a058:	81a3      	strh	r3, [r4, #12]
 800a05a:	f04f 30ff 	mov.w	r0, #4294967295
 800a05e:	e033      	b.n	800a0c8 <__swsetup_r+0x98>
 800a060:	0758      	lsls	r0, r3, #29
 800a062:	d512      	bpl.n	800a08a <__swsetup_r+0x5a>
 800a064:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a066:	b141      	cbz	r1, 800a07a <__swsetup_r+0x4a>
 800a068:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a06c:	4299      	cmp	r1, r3
 800a06e:	d002      	beq.n	800a076 <__swsetup_r+0x46>
 800a070:	4628      	mov	r0, r5
 800a072:	f7fe faaf 	bl	80085d4 <_free_r>
 800a076:	2300      	movs	r3, #0
 800a078:	6363      	str	r3, [r4, #52]	@ 0x34
 800a07a:	89a3      	ldrh	r3, [r4, #12]
 800a07c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a080:	81a3      	strh	r3, [r4, #12]
 800a082:	2300      	movs	r3, #0
 800a084:	6063      	str	r3, [r4, #4]
 800a086:	6923      	ldr	r3, [r4, #16]
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	89a3      	ldrh	r3, [r4, #12]
 800a08c:	f043 0308 	orr.w	r3, r3, #8
 800a090:	81a3      	strh	r3, [r4, #12]
 800a092:	6923      	ldr	r3, [r4, #16]
 800a094:	b94b      	cbnz	r3, 800a0aa <__swsetup_r+0x7a>
 800a096:	89a3      	ldrh	r3, [r4, #12]
 800a098:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a09c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0a0:	d003      	beq.n	800a0aa <__swsetup_r+0x7a>
 800a0a2:	4621      	mov	r1, r4
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	f000 f883 	bl	800a1b0 <__smakebuf_r>
 800a0aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ae:	f013 0201 	ands.w	r2, r3, #1
 800a0b2:	d00a      	beq.n	800a0ca <__swsetup_r+0x9a>
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	60a2      	str	r2, [r4, #8]
 800a0b8:	6962      	ldr	r2, [r4, #20]
 800a0ba:	4252      	negs	r2, r2
 800a0bc:	61a2      	str	r2, [r4, #24]
 800a0be:	6922      	ldr	r2, [r4, #16]
 800a0c0:	b942      	cbnz	r2, 800a0d4 <__swsetup_r+0xa4>
 800a0c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a0c6:	d1c5      	bne.n	800a054 <__swsetup_r+0x24>
 800a0c8:	bd38      	pop	{r3, r4, r5, pc}
 800a0ca:	0799      	lsls	r1, r3, #30
 800a0cc:	bf58      	it	pl
 800a0ce:	6962      	ldrpl	r2, [r4, #20]
 800a0d0:	60a2      	str	r2, [r4, #8]
 800a0d2:	e7f4      	b.n	800a0be <__swsetup_r+0x8e>
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	e7f7      	b.n	800a0c8 <__swsetup_r+0x98>
 800a0d8:	24000188 	.word	0x24000188

0800a0dc <_raise_r>:
 800a0dc:	291f      	cmp	r1, #31
 800a0de:	b538      	push	{r3, r4, r5, lr}
 800a0e0:	4605      	mov	r5, r0
 800a0e2:	460c      	mov	r4, r1
 800a0e4:	d904      	bls.n	800a0f0 <_raise_r+0x14>
 800a0e6:	2316      	movs	r3, #22
 800a0e8:	6003      	str	r3, [r0, #0]
 800a0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ee:	bd38      	pop	{r3, r4, r5, pc}
 800a0f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0f2:	b112      	cbz	r2, 800a0fa <_raise_r+0x1e>
 800a0f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0f8:	b94b      	cbnz	r3, 800a10e <_raise_r+0x32>
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	f000 f830 	bl	800a160 <_getpid_r>
 800a100:	4622      	mov	r2, r4
 800a102:	4601      	mov	r1, r0
 800a104:	4628      	mov	r0, r5
 800a106:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a10a:	f000 b817 	b.w	800a13c <_kill_r>
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d00a      	beq.n	800a128 <_raise_r+0x4c>
 800a112:	1c59      	adds	r1, r3, #1
 800a114:	d103      	bne.n	800a11e <_raise_r+0x42>
 800a116:	2316      	movs	r3, #22
 800a118:	6003      	str	r3, [r0, #0]
 800a11a:	2001      	movs	r0, #1
 800a11c:	e7e7      	b.n	800a0ee <_raise_r+0x12>
 800a11e:	2100      	movs	r1, #0
 800a120:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a124:	4620      	mov	r0, r4
 800a126:	4798      	blx	r3
 800a128:	2000      	movs	r0, #0
 800a12a:	e7e0      	b.n	800a0ee <_raise_r+0x12>

0800a12c <raise>:
 800a12c:	4b02      	ldr	r3, [pc, #8]	@ (800a138 <raise+0xc>)
 800a12e:	4601      	mov	r1, r0
 800a130:	6818      	ldr	r0, [r3, #0]
 800a132:	f7ff bfd3 	b.w	800a0dc <_raise_r>
 800a136:	bf00      	nop
 800a138:	24000188 	.word	0x24000188

0800a13c <_kill_r>:
 800a13c:	b538      	push	{r3, r4, r5, lr}
 800a13e:	4d07      	ldr	r5, [pc, #28]	@ (800a15c <_kill_r+0x20>)
 800a140:	2300      	movs	r3, #0
 800a142:	4604      	mov	r4, r0
 800a144:	4608      	mov	r0, r1
 800a146:	4611      	mov	r1, r2
 800a148:	602b      	str	r3, [r5, #0]
 800a14a:	f7f7 fb3c 	bl	80017c6 <_kill>
 800a14e:	1c43      	adds	r3, r0, #1
 800a150:	d102      	bne.n	800a158 <_kill_r+0x1c>
 800a152:	682b      	ldr	r3, [r5, #0]
 800a154:	b103      	cbz	r3, 800a158 <_kill_r+0x1c>
 800a156:	6023      	str	r3, [r4, #0]
 800a158:	bd38      	pop	{r3, r4, r5, pc}
 800a15a:	bf00      	nop
 800a15c:	2400060c 	.word	0x2400060c

0800a160 <_getpid_r>:
 800a160:	f7f7 bb29 	b.w	80017b6 <_getpid>

0800a164 <__swhatbuf_r>:
 800a164:	b570      	push	{r4, r5, r6, lr}
 800a166:	460c      	mov	r4, r1
 800a168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a16c:	2900      	cmp	r1, #0
 800a16e:	b096      	sub	sp, #88	@ 0x58
 800a170:	4615      	mov	r5, r2
 800a172:	461e      	mov	r6, r3
 800a174:	da0d      	bge.n	800a192 <__swhatbuf_r+0x2e>
 800a176:	89a3      	ldrh	r3, [r4, #12]
 800a178:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a17c:	f04f 0100 	mov.w	r1, #0
 800a180:	bf14      	ite	ne
 800a182:	2340      	movne	r3, #64	@ 0x40
 800a184:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a188:	2000      	movs	r0, #0
 800a18a:	6031      	str	r1, [r6, #0]
 800a18c:	602b      	str	r3, [r5, #0]
 800a18e:	b016      	add	sp, #88	@ 0x58
 800a190:	bd70      	pop	{r4, r5, r6, pc}
 800a192:	466a      	mov	r2, sp
 800a194:	f000 f848 	bl	800a228 <_fstat_r>
 800a198:	2800      	cmp	r0, #0
 800a19a:	dbec      	blt.n	800a176 <__swhatbuf_r+0x12>
 800a19c:	9901      	ldr	r1, [sp, #4]
 800a19e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1a6:	4259      	negs	r1, r3
 800a1a8:	4159      	adcs	r1, r3
 800a1aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1ae:	e7eb      	b.n	800a188 <__swhatbuf_r+0x24>

0800a1b0 <__smakebuf_r>:
 800a1b0:	898b      	ldrh	r3, [r1, #12]
 800a1b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1b4:	079d      	lsls	r5, r3, #30
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	460c      	mov	r4, r1
 800a1ba:	d507      	bpl.n	800a1cc <__smakebuf_r+0x1c>
 800a1bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a1c0:	6023      	str	r3, [r4, #0]
 800a1c2:	6123      	str	r3, [r4, #16]
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	6163      	str	r3, [r4, #20]
 800a1c8:	b003      	add	sp, #12
 800a1ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1cc:	ab01      	add	r3, sp, #4
 800a1ce:	466a      	mov	r2, sp
 800a1d0:	f7ff ffc8 	bl	800a164 <__swhatbuf_r>
 800a1d4:	9f00      	ldr	r7, [sp, #0]
 800a1d6:	4605      	mov	r5, r0
 800a1d8:	4639      	mov	r1, r7
 800a1da:	4630      	mov	r0, r6
 800a1dc:	f7fe fda8 	bl	8008d30 <_malloc_r>
 800a1e0:	b948      	cbnz	r0, 800a1f6 <__smakebuf_r+0x46>
 800a1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1e6:	059a      	lsls	r2, r3, #22
 800a1e8:	d4ee      	bmi.n	800a1c8 <__smakebuf_r+0x18>
 800a1ea:	f023 0303 	bic.w	r3, r3, #3
 800a1ee:	f043 0302 	orr.w	r3, r3, #2
 800a1f2:	81a3      	strh	r3, [r4, #12]
 800a1f4:	e7e2      	b.n	800a1bc <__smakebuf_r+0xc>
 800a1f6:	89a3      	ldrh	r3, [r4, #12]
 800a1f8:	6020      	str	r0, [r4, #0]
 800a1fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1fe:	81a3      	strh	r3, [r4, #12]
 800a200:	9b01      	ldr	r3, [sp, #4]
 800a202:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a206:	b15b      	cbz	r3, 800a220 <__smakebuf_r+0x70>
 800a208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a20c:	4630      	mov	r0, r6
 800a20e:	f000 f81d 	bl	800a24c <_isatty_r>
 800a212:	b128      	cbz	r0, 800a220 <__smakebuf_r+0x70>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	f023 0303 	bic.w	r3, r3, #3
 800a21a:	f043 0301 	orr.w	r3, r3, #1
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	89a3      	ldrh	r3, [r4, #12]
 800a222:	431d      	orrs	r5, r3
 800a224:	81a5      	strh	r5, [r4, #12]
 800a226:	e7cf      	b.n	800a1c8 <__smakebuf_r+0x18>

0800a228 <_fstat_r>:
 800a228:	b538      	push	{r3, r4, r5, lr}
 800a22a:	4d07      	ldr	r5, [pc, #28]	@ (800a248 <_fstat_r+0x20>)
 800a22c:	2300      	movs	r3, #0
 800a22e:	4604      	mov	r4, r0
 800a230:	4608      	mov	r0, r1
 800a232:	4611      	mov	r1, r2
 800a234:	602b      	str	r3, [r5, #0]
 800a236:	f7f7 fb26 	bl	8001886 <_fstat>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	d102      	bne.n	800a244 <_fstat_r+0x1c>
 800a23e:	682b      	ldr	r3, [r5, #0]
 800a240:	b103      	cbz	r3, 800a244 <_fstat_r+0x1c>
 800a242:	6023      	str	r3, [r4, #0]
 800a244:	bd38      	pop	{r3, r4, r5, pc}
 800a246:	bf00      	nop
 800a248:	2400060c 	.word	0x2400060c

0800a24c <_isatty_r>:
 800a24c:	b538      	push	{r3, r4, r5, lr}
 800a24e:	4d06      	ldr	r5, [pc, #24]	@ (800a268 <_isatty_r+0x1c>)
 800a250:	2300      	movs	r3, #0
 800a252:	4604      	mov	r4, r0
 800a254:	4608      	mov	r0, r1
 800a256:	602b      	str	r3, [r5, #0]
 800a258:	f7f7 fb25 	bl	80018a6 <_isatty>
 800a25c:	1c43      	adds	r3, r0, #1
 800a25e:	d102      	bne.n	800a266 <_isatty_r+0x1a>
 800a260:	682b      	ldr	r3, [r5, #0]
 800a262:	b103      	cbz	r3, 800a266 <_isatty_r+0x1a>
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	bd38      	pop	{r3, r4, r5, pc}
 800a268:	2400060c 	.word	0x2400060c

0800a26c <sqrtf>:
 800a26c:	b508      	push	{r3, lr}
 800a26e:	ed2d 8b02 	vpush	{d8}
 800a272:	eeb0 8a40 	vmov.f32	s16, s0
 800a276:	f000 f817 	bl	800a2a8 <__ieee754_sqrtf>
 800a27a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a282:	d60c      	bvs.n	800a29e <sqrtf+0x32>
 800a284:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a2a4 <sqrtf+0x38>
 800a288:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a290:	d505      	bpl.n	800a29e <sqrtf+0x32>
 800a292:	f7fd fb75 	bl	8007980 <__errno>
 800a296:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a29a:	2321      	movs	r3, #33	@ 0x21
 800a29c:	6003      	str	r3, [r0, #0]
 800a29e:	ecbd 8b02 	vpop	{d8}
 800a2a2:	bd08      	pop	{r3, pc}
 800a2a4:	00000000 	.word	0x00000000

0800a2a8 <__ieee754_sqrtf>:
 800a2a8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a2ac:	4770      	bx	lr
	...

0800a2b0 <_init>:
 800a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b2:	bf00      	nop
 800a2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2b6:	bc08      	pop	{r3}
 800a2b8:	469e      	mov	lr, r3
 800a2ba:	4770      	bx	lr

0800a2bc <_fini>:
 800a2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2be:	bf00      	nop
 800a2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2c2:	bc08      	pop	{r3}
 800a2c4:	469e      	mov	lr, r3
 800a2c6:	4770      	bx	lr
