Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:27:54 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  140         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.029        0.000                      0                 2597        0.028        0.000                      0                 2597        1.968        0.000                       0                   461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.029        0.000                      0                 2597        0.028        0.000                      0                 2597        1.968        0.000                       0                   461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[46]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.916ns (31.227%)  route 2.017ns (68.773%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y25        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[32])
                                                      0.226     0.286 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          2.017     2.303    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/C[46]
    DSP48E2_X6Y23        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[46]_C_DATA[46])
                                                      0.105     2.408 r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[46]
                         net (fo=2, routed)           0.000     2.408    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<46>
    DSP48E2_X6Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[46]_ALU_OUT[46])
                                                      0.585     2.993 r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[46]
                         net (fo=1, routed)           0.000     2.993    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<46>
    DSP48E2_X6Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y23        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[46])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[47]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.916ns (31.227%)  route 2.017ns (68.773%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y25        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[32])
                                                      0.226     0.286 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          2.017     2.303    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/C[46]
    DSP48E2_X6Y23        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[46]_C_DATA[46])
                                                      0.105     2.408 r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[46]
                         net (fo=2, routed)           0.000     2.408    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<46>
    DSP48E2_X6Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[46]_ALU_OUT[47])
                                                      0.585     2.993 r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.993    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[47]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y23        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[47])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[37]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[37])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<37>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[37])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[38]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[38])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<38>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[38])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[39]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[39])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<39>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[39])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[40]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[40])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<40>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[40])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[41]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[41])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<41>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[41])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[42]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[42])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[42]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<42>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[42])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[43])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[43]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<43>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[43])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.903ns (33.545%)  route 1.789ns (66.455%))
  Logic Levels:           2  (DSP_ALU=1 DSP_C_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=17, routed)          1.789     2.062    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/C[37]
    DSP48E2_X6Y24        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[37]_C_DATA[37])
                                                      0.105     2.167 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[37]
                         net (fo=2, routed)           0.000     2.167    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<37>
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[37]_ALU_OUT[44])
                                                      0.585     2.752 r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     2.752    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<44>
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.043     5.043    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X6Y24        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X6Y24        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[44])
                                                      0.015     5.023    bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_7_fu_122_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[15]/Q
                         net (fo=2, routed)           0.042     0.094    bd_0_i/hls_inst/inst/data_p1[15]
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y62         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_7_fu_122_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_7_fu_122_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[16]/Q
                         net (fo=2, routed)           0.052     0.103    bd_0_i/hls_inst/inst/data_p1[16]
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X40Y63         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/reg_7_fu_122_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready
    SLICE_X38Y59         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.017     0.110    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y59         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_7_fu_122_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[14]/Q
                         net (fo=2, routed)           0.060     0.112    bd_0_i/hls_inst/inst/data_p1[14]
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y61         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_7_fu_122_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_12_reg_655_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_3_fu_106_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_12_reg_655_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/reg_12_reg_655_reg[7]/Q
                         net (fo=1, routed)           0.060     0.111    bd_0_i/hls_inst/inst/reg_12_reg_655[7]
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_3_fu_106_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_3_fu_106_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y55         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/reg_3_fu_106_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/Q
                         net (fo=1, routed)           0.060     0.112    bd_0_i/hls_inst/inst/ap_rst_reg_1
    SLICE_X38Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y61         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/ap_rst_n_inv_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_17_reg_630_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.274%)  route 0.063ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[3]/Q
                         net (fo=2, routed)           0.063     0.115    bd_0_i/hls_inst/inst/data_p1[3]
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_17_reg_630_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_17_reg_630_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y62         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_17_reg_630_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, routed)           0.063     0.115    bd_0_i/hls_inst/inst/control_s_axi_U/interrupt
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y59         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_17_reg_630_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.650%)  route 0.066ns (63.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[13]/Q
                         net (fo=2, routed)           0.066     0.117    bd_0_i/hls_inst/inst/data_p1[13]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/reg_17_reg_630_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/reg_17_reg_630_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y63         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_17_reg_630_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_7_fu_122_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_6_fu_118_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/reg_7_fu_122_reg[2]/Q
                         net (fo=2, routed)           0.065     0.116    bd_0_i/hls_inst/inst/reg_7_fu_122[2]
    SLICE_X38Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_6_fu_118_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y62         FDRE                                         r  bd_0_i/hls_inst/inst/reg_6_fu_118_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y62         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/reg_6_fu_118_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK      n/a            1.064         5.000       3.936      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg_reg_srl6/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         5.000       3.936      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter10_reg_reg_srl3/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X6Y23  bd_0_i/hls_inst/inst/mac_muladd_17s_11ns_33s_33_4_1_U4/fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X7Y22  bd_0_i/hls_inst/inst/mac_muladd_17s_12ns_33s_33_4_1_U8/fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U/p_reg_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X6Y22  bd_0_i/hls_inst/inst/mac_muladd_17s_13ns_33s_33_4_1_U7/fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X7Y23  bd_0_i/hls_inst/inst/mac_muladd_17s_13s_33s_33_4_1_U9/fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X6Y24  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_32s_33_4_1_U2/fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X6Y21  bd_0_i/hls_inst/inst/mac_muladd_17s_14ns_33s_33_4_1_U5/fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X6Y25  bd_0_i/hls_inst/inst/mac_muladd_17s_14s_33s_33_4_1_U3/fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X7Y24  bd_0_i/hls_inst/inst/mac_muladd_17s_15s_31s_32_4_1_U1/fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter10_reg_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter10_reg_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y61   bd_0_i/hls_inst/inst/ap_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y61   bd_0_i/hls_inst/inst/ap_done_reg_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y58   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter10_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y58   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter10_reg/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter10_reg_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         2.500       1.968      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter10_reg_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X39Y61   bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y61   bd_0_i/hls_inst/inst/ap_done_reg_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y61   bd_0_i/hls_inst/inst/ap_done_reg_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y58   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter10_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X38Y58   bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter10_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[3]
                                                                      r  s_axi_control_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y58         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[12]
                                                                      r  out_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[16]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[16]
                                                                      r  out_r_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.109    out_r_tdata[4]
                                                                      r  out_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.000     0.109    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.000     0.109    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y59         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.000     0.109    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            in_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.108    in_r_tready
                                                                      r  in_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.000     0.108    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.050    out_r_tdata[0]
                                                                      r  out_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y58         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[17]/Q
                         net (fo=0)                   0.000     0.050    out_r_tdata[17]
                                                                      r  out_r_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.050    out_r_tdata[8]
                                                                      r  out_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y58         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[11]
                                                                      r  out_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y58         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[13]
                                                                      r  out_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y58         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[14]
                                                                      r  out_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y58         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[1]
                                                                      r  out_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[3]
                                                                      r  out_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[5]
                                                                      r  out_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X41Y57         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[6]
                                                                      r  out_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           656 Endpoints
Min Delay           656 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 0.324ns (17.654%)  route 1.511ns (82.346%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.918     1.835    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[10]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 0.324ns (17.654%)  route 1.511ns (82.346%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.918     1.835    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[12]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 0.324ns (17.654%)  route 1.511ns (82.346%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.918     1.835    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[14]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 0.324ns (17.654%)  route 1.511ns (82.346%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.918     1.835    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[15]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.324ns (17.702%)  route 1.506ns (82.298%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.913     1.830    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[0]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.324ns (17.702%)  route 1.506ns (82.298%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.913     1.830    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[1]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.324ns (17.702%)  route 1.506ns (82.298%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.913     1.830    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[6]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_1_fu_98_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.324ns (17.702%)  route 1.506ns (82.298%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.917 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_1_fu_98[16]_i_1/O
                         net (fo=17, routed)          0.913     1.830    bd_0_i/hls_inst/inst/reg_1_fu_98
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_98_reg[7]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_2_fu_102_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 0.337ns (19.445%)  route 1.396ns (80.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     0.930 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_2_fu_102[16]_i_1/O
                         net (fo=17, routed)          0.803     1.733    bd_0_i/hls_inst/inst/reg_2_fu_102
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2_fu_102_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2_fu_102_reg[0]/C

Slack:                    inf
  Source:                 out_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_2_fu_102_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 0.337ns (19.445%)  route 1.396ns (80.555%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  out_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TREADY
    SLICE_X41Y59         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.100 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5/O
                         net (fo=4, routed)           0.120     0.220    bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_6_fu_118[16]_i_5_n_0
    SLICE_X39Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     0.321 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/int_ap_start_i_2/O
                         net (fo=218, routed)         0.473     0.794    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone
    SLICE_X38Y58         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     0.930 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/reg_2_fu_102[16]_i_1/O
                         net (fo=17, routed)          0.803     1.733    bd_0_i/hls_inst/inst/reg_2_fu_102
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2_fu_102_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y54         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2_fu_102_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 in_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[10] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[10]
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 in_r_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[11]
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 in_r_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[16]
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 in_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[1]
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 in_r_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[2] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[2]
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 in_r_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tdata[6] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TDATA[6]
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=499, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[6]/C





