{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654830973730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654830973731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 06:16:13 2022 " "Processing started: Fri Jun 10 06:16:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654830973731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654830973731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654830973731 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654830974284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654830974316 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "de10lite_sopc.qsys " "Elaborating Platform Designer system entity \"de10lite_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654830982040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:25 Progress: Loading qsys/de10lite_sopc.qsys " "2022.06.10.06:16:25 Progress: Loading qsys/de10lite_sopc.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830985177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:25 Progress: Reading input file " "2022.06.10.06:16:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830985785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:25 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\] " "2022.06.10.06:16:25 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830985856 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Avl_dmem: Used altera_avalon_mm_bridge 20.1 (instead of 17.1) " "Avl_dmem: Used altera_avalon_mm_bridge 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module avl_dmem " "2022.06.10.06:16:26 Progress: Parameterizing module avl_dmem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\] " "2022.06.10.06:16:26 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Avl_imem: Used altera_avalon_mm_bridge 20.1 (instead of 17.1) " "Avl_imem: Used altera_avalon_mm_bridge 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module avl_imem " "2022.06.10.06:16:26 Progress: Parameterizing module avl_imem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\] " "2022.06.10.06:16:26 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Avl_uart: Used altera_avalon_mm_bridge 20.1 (instead of 17.1) " "Avl_uart: Used altera_avalon_mm_bridge 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module avl_uart " "2022.06.10.06:16:26 Progress: Parameterizing module avl_uart" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding bld_id \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding bld_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986778 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bld_id: Used altera_avalon_pio 20.1 (instead of 17.1) " "Bld_id: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module bld_id " "2022.06.10.06:16:26 Progress: Parameterizing module bld_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding core_clk_freq \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding core_clk_freq \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Core_clk_freq: Used altera_avalon_pio 20.1 (instead of 17.1) " "Core_clk_freq: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module core_clk_freq " "2022.06.10.06:16:26 Progress: Parameterizing module core_clk_freq" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding cpu_clk \[clock_source 17.1\] " "2022.06.10.06:16:26 Progress: Adding cpu_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu_clk: Used clock_source 20.1 (instead of 17.1) " "Cpu_clk: Used clock_source 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module cpu_clk " "2022.06.10.06:16:26 Progress: Parameterizing module cpu_clk" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding default_slave \[altera_error_response_slave 17.1\] " "2022.06.10.06:16:26 Progress: Adding default_slave \[altera_error_response_slave 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Default_slave: Used altera_error_response_slave 20.1 (instead of 17.1) " "Default_slave: Used altera_error_response_slave 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module default_slave " "2022.06.10.06:16:26 Progress: Parameterizing module default_slave" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2022.06.10.06:16:26 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986901 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_ram: Used altera_avalon_onchip_memory2 20.1 (instead of 17.1) " "Onchip_ram: Used altera_avalon_onchip_memory2 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module onchip_ram " "2022.06.10.06:16:26 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986917 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_hex_1_0: Used altera_avalon_pio 20.1 (instead of 17.1) " "Pio_hex_1_0: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module pio_hex_1_0 " "2022.06.10.06:16:26 Progress: Parameterizing module pio_hex_1_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_hex_3_2: Used altera_avalon_pio 20.1 (instead of 17.1) " "Pio_hex_3_2: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module pio_hex_3_2 " "2022.06.10.06:16:26 Progress: Parameterizing module pio_hex_3_2" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_hex_5_4: Used altera_avalon_pio 20.1 (instead of 17.1) " "Pio_hex_5_4: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module pio_hex_5_4 " "2022.06.10.06:16:26 Progress: Parameterizing module pio_hex_5_4" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding pio_led \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_led: Used altera_avalon_pio 20.1 (instead of 17.1) " "Pio_led: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module pio_led " "2022.06.10.06:16:26 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding pio_sw \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:26 Progress: Adding pio_sw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_sw: Used altera_avalon_pio 20.1 (instead of 17.1) " "Pio_sw: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module pio_sw " "2022.06.10.06:16:26 Progress: Parameterizing module pio_sw" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding reset_bridge_0 \[altera_reset_bridge 17.1\] " "2022.06.10.06:16:26 Progress: Adding reset_bridge_0 \[altera_reset_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reset_bridge_0: Used altera_reset_bridge 20.1 (instead of 17.1) " "Reset_bridge_0: Used altera_reset_bridge 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Parameterizing module reset_bridge_0 " "2022.06.10.06:16:26 Progress: Parameterizing module reset_bridge_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:26 Progress: Adding reset_sequencer_0 \[altera_reset_sequencer 17.1\] " "2022.06.10.06:16:26 Progress: Adding reset_sequencer_0 \[altera_reset_sequencer 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830986942 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reset_sequencer_0: Used altera_reset_sequencer 20.1 (instead of 17.1) " "Reset_sequencer_0: Used altera_reset_sequencer 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Parameterizing module reset_sequencer_0 " "2022.06.10.06:16:27 Progress: Parameterizing module reset_sequencer_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2022.06.10.06:16:27 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987068 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram: Used altera_avalon_new_sdram_controller 20.1 (instead of 17.1) " "Sdram: Used altera_avalon_new_sdram_controller 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Parameterizing module sdram " "2022.06.10.06:16:27 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Adding soc_id \[altera_avalon_pio 17.1\] " "2022.06.10.06:16:27 Progress: Adding soc_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987087 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_id: Used altera_avalon_pio 20.1 (instead of 17.1) " "Soc_id: Used altera_avalon_pio 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Parameterizing module soc_id " "2022.06.10.06:16:27 Progress: Parameterizing module soc_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Adding sys_pll \[altpll 17.1\] " "2022.06.10.06:16:27 Progress: Adding sys_pll \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987092 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_pll: Used altpll 20.1 (instead of 17.1) " "Sys_pll: Used altpll 20.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Parameterizing module sys_pll " "2022.06.10.06:16:27 Progress: Parameterizing module sys_pll" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Building connections " "2022.06.10.06:16:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Parameterizing connections " "2022.06.10.06:16:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Validating " "2022.06.10.06:16:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.10.06:16:27 Progress: Done reading input file " "2022.06.10.06:16:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830987535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830988183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830988183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830988183 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De10lite_sopc.sys_pll: sys_pll.pll_slave must be connected to an Avalon-MM master " "De10lite_sopc.sys_pll: sys_pll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830988183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc: Generating de10lite_sopc \"de10lite_sopc\" for QUARTUS_SYNTH " "De10lite_sopc: Generating de10lite_sopc \"de10lite_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830989003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830991480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830991480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830991480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830991496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_dmem: \"de10lite_sopc\" instantiated altera_avalon_mm_bridge \"avl_dmem\" " "Avl_dmem: \"de10lite_sopc\" instantiated altera_avalon_mm_bridge \"avl_dmem\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830995781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id' " "Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830995793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  \] " "Bld_id:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830995793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id' " "Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: \"de10lite_sopc\" instantiated altera_avalon_pio \"bld_id\" " "Bld_id: \"de10lite_sopc\" instantiated altera_avalon_pio \"bld_id\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq' " "Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0004_core_clk_freq_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  \] " "Core_clk_freq:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0004_core_clk_freq_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq' " "Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: \"de10lite_sopc\" instantiated altera_avalon_pio \"core_clk_freq\" " "Core_clk_freq: \"de10lite_sopc\" instantiated altera_avalon_pio \"core_clk_freq\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave: \"de10lite_sopc\" instantiated altera_error_response_slave \"default_slave\" " "Default_slave: \"de10lite_sopc\" instantiated altera_error_response_slave \"default_slave\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0005_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0005_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram' " "Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"de10lite_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"de10lite_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Starting RTL generation for module 'de10lite_sopc_pio_hex_1_0' " "Pio_hex_1_0: Starting RTL generation for module 'de10lite_sopc_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_hex_1_0 --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0006_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0006_pio_hex_1_0_gen//de10lite_sopc_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_hex_1_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_hex_1_0 --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0006_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0006_pio_hex_1_0_gen//de10lite_sopc_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Done RTL generation for module 'de10lite_sopc_pio_hex_1_0' " "Pio_hex_1_0: Done RTL generation for module 'de10lite_sopc_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_hex_1_0\" " "Pio_hex_1_0: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_hex_1_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led' " "Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0007_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0007_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0007_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0007_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led' " "Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw' " "Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0008_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0008_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  \] " "Pio_sw:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0008_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0008_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830996947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw' " "Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_sw\" " "Pio_sw: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_sw\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_sequencer_0: \"de10lite_sopc\" instantiated altera_reset_sequencer \"reset_sequencer_0\" " "Reset_sequencer_0: \"de10lite_sopc\" instantiated altera_reset_sequencer \"reset_sequencer_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'de10lite_sopc_sdram' " "Sdram: Starting RTL generation for module 'de10lite_sopc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0010_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/chris/AppData/Local/Temp/alt9153_7788788521677103504.dir/0010_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'de10lite_sopc_sdram' " "Sdram: Done RTL generation for module 'de10lite_sopc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"de10lite_sopc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"de10lite_sopc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830997508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"de10lite_sopc\" instantiated altpll \"sys_pll\" " "Sys_pll: \"de10lite_sopc\" instantiated altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654830998434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831004572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831004965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831005370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831005750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831006120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831006515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831006915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831007366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831007774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831008150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831008559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"de10lite_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"de10lite_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"de10lite_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"de10lite_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\" " "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\" " "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\" " "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\" " "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\" " "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\" " "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\" " "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\" " "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\" " "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831013615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831014445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831015142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831015835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831015843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831015847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831015864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc: Done \"de10lite_sopc\" with 45 modules, 70 files " "De10lite_sopc: Done \"de10lite_sopc\" with 45 modules, 70 files" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831015864 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "de10lite_sopc.qsys " "Finished elaborating Platform Designer system entity \"de10lite_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654831016985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_scr1.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_scr1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_scr1 " "Found entity 1: de10lite_scr1" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ifu " "Found entity 1: scr1_pipe_ifu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_idu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_idu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_idu " "Found entity 1: scr1_pipe_idu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_idu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_idu.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_exu " "Found entity 1: scr1_pipe_exu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_exu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_csr " "Found entity 1: scr1_pipe_csr" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_csr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_csr.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_hdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_hdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_hdu " "Found entity 1: scr1_pipe_hdu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_hdu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_hdu.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ialu " "Found entity 1: scr1_pipe_ialu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_lsu " "Found entity 1: scr1_pipe_lsu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_lsu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_lsu.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_mprf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_mprf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_mprf " "Found entity 1: scr1_pipe_mprf" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_mprf.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_mprf.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_tdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_tdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_tdu " "Found entity 1: scr1_pipe_tdu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_tdu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_tdu.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_ipic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_ipic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_ipic " "Found entity 1: scr1_ipic" {  } { { "../../../scr1/src/core/pipeline/scr1_ipic.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_ipic.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_top " "Found entity 1: scr1_pipe_top" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dm " "Found entity 1: scr1_dm" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_dmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_dmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmi " "Found entity 1: scr1_dmi" {  } { { "../../../scr1/src/core/scr1_dmi.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dmi.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_scu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_scu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_scu " "Found entity 1: scr1_scu" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_scu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_tapc_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_tapc_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_shift_reg " "Found entity 1: scr1_tapc_shift_reg" {  } { { "../../../scr1/src/core/scr1_tapc_shift_reg.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_tapc_shift_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_tapc_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_tapc_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_synchronizer " "Found entity 1: scr1_tapc_synchronizer" {  } { { "../../../scr1/src/core/scr1_tapc_synchronizer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_tapc_synchronizer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_tapc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_tapc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc " "Found entity 1: scr1_tapc" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_tapc.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_reset_buf_cell " "Found entity 1: scr1_reset_buf_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""} { "Info" "ISGN_ENTITY_NAME" "2 scr1_reset_sync_cell " "Found entity 2: scr1_reset_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""} { "Info" "ISGN_ENTITY_NAME" "3 scr1_data_sync_cell " "Found entity 3: scr1_data_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""} { "Info" "ISGN_ENTITY_NAME" "4 scr1_reset_qlfy_adapter_cell_sync " "Found entity 4: scr1_reset_qlfy_adapter_cell_sync" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""} { "Info" "ISGN_ENTITY_NAME" "5 scr1_reset_and2_cell " "Found entity 5: scr1_reset_and2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""} { "Info" "ISGN_ENTITY_NAME" "6 scr1_reset_and3_cell " "Found entity 6: scr1_reset_and3_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""} { "Info" "ISGN_ENTITY_NAME" "7 scr1_reset_mux2_cell " "Found entity 7: scr1_reset_mux2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_core_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/core/scr1_core_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_core_top " "Found entity 1: scr1_core_top" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_imem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_imem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_ahb " "Found entity 1: scr1_imem_ahb" {  } { { "../../../scr1/src/top/scr1_imem_ahb.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_imem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_imem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_imem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_router " "Found entity 1: scr1_imem_router" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_imem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_dmem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_dmem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_ahb " "Found entity 1: scr1_dmem_ahb" {  } { { "../../../scr1/src/top/scr1_dmem_ahb.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_dmem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_dmem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_dmem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_router " "Found entity 1: scr1_dmem_router" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_dmem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_dp_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_dp_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dp_memory " "Found entity 1: scr1_dp_memory" {  } { { "../../../scr1/src/top/scr1_dp_memory.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_dp_memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_tcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_tcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tcm " "Found entity 1: scr1_tcm" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_tcm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_timer " "Found entity 1: scr1_timer" {  } { { "../../../scr1/src/top/scr1_timer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_timer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/fixedfloatmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/fixedfloatmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FixedFloatMult " "Found entity 1: FixedFloatMult" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Neuron " "Found entity 1: Neuron" {  } { { "../../../scr1/src/top/Neuron.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/Neuron.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/neuralcore.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/neuralcore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NeuralCore " "Found entity 1: NeuralCore" {  } { { "../../../scr1/src/top/NeuralCore.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/NeuralCore.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_accel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_accel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_accel " "Found entity 1: scr1_accel" {  } { { "../../../scr1/src/top/scr1_accel.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_accel.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_top_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/github/ai-risc-v-hacakthon/scr1/src/top/scr1_top_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_top_ahb " "Found entity 1: scr1_top_ahb" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE ahb_avalon_bridge.sv(12) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ ahb_avalon_bridge.sv(13) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb_avalon_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_avalon_bridge " "Found entity 1: ahb_avalon_bridge" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "ip/uart/raminfr.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "ip/uart/uart_transmitter.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "ip/uart/uart_top.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "ip/uart/uart_tfifo.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "ip/uart/uart_sync_flops.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "ip/uart/uart_rfifo.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/de10lite_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/de10lite_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc " "Found entity 1: de10lite_sopc" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOG_WRITE_DATA log_write_data altera_error_response_slave.sv(46) " "Verilog HDL Declaration information at altera_error_response_slave.sv(46): object \"LOG_WRITE_DATA\" differs only in case from object \"log_write_data\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave " "Found entity 1: altera_error_response_slave" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_reg_fifo " "Found entity 1: altera_error_response_slave_reg_fifo" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_resp_logic " "Found entity 1: altera_error_response_slave_resp_logic" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017340 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017372 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017372 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017372 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017372 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017403 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer " "Found entity 1: altera_reset_sequencer" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_av_csr " "Found entity 1: altera_reset_sequencer_av_csr" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_deglitch " "Found entity 1: altera_reset_sequencer_deglitch" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_deglitch_main " "Found entity 1: altera_reset_sequencer_deglitch_main" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_dlycntr " "Found entity 1: altera_reset_sequencer_dlycntr" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_main " "Found entity 1: altera_reset_sequencer_main" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_seq " "Found entity 1: altera_reset_sequencer_seq" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_bld_id " "Found entity 1: de10lite_sopc_bld_id" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_core_clk_freq " "Found entity 1: de10lite_sopc_core_clk_freq" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017586 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router " "Found entity 2: de10lite_sopc_mm_interconnect_0_router" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_001 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_002 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_002" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_004 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_005 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_005" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654831017617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_006_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017617 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_006 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_006" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_onchip_ram " "Found entity 1: de10lite_sopc_onchip_ram" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_hex_1_0 " "Found entity 1: de10lite_sopc_pio_hex_1_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_led " "Found entity 1: de10lite_sopc_pio_led" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_sw " "Found entity 1: de10lite_sopc_pio_sw" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_sdram_input_efifo_module " "Found entity 1: de10lite_sopc_sdram_input_efifo_module" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017664 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_sdram " "Found entity 2: de10lite_sopc_sdram" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_sys_pll_dffpipe_l2c " "Found entity 1: de10lite_sopc_sys_pll_dffpipe_l2c" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017664 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_sys_pll_stdsync_sv6 " "Found entity 2: de10lite_sopc_sys_pll_stdsync_sv6" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017664 ""} { "Info" "ISGN_ENTITY_NAME" "3 de10lite_sopc_sys_pll_altpll_v0g2 " "Found entity 3: de10lite_sopc_sys_pll_altpll_v0g2" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017664 ""} { "Info" "ISGN_ENTITY_NAME" "4 de10lite_sopc_sys_pll " "Found entity 4: de10lite_sopc_sys_pll" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831017664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831017664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831017664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831017664 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(318) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654831017727 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(328) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654831017727 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(338) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654831017727 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(682) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654831017727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite_scr1 " "Elaborating entity \"de10lite_scr1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654831018111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_top_ahb scr1_top_ahb:i_scr1 " "Elaborating entity \"scr1_top_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\"" {  } { { "de10lite_scr1.sv" "i_scr1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018160 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_regs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_regs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654831018337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_sync_cell scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync " "Elaborating entity \"scr1_reset_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_pwrup_rstn_reset_sync" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_and2_cell scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell " "Elaborating entity \"scr1_reset_and2_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tapc_rstn_and2_cell" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_core_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top " "Elaborating entity \"scr1_core_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_core_top" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_scu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu " "Elaborating entity \"scr1_scu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_scu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_qlfy_adapter_cell_sync scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync " "Elaborating entity \"scr1_reset_qlfy_adapter_cell_sync\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_qlfy_adapter_cell_sync" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_scu.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf " "Elaborating entity \"scr1_reset_buf_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\"" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "i_reset_output_buf" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_data_sync_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync " "Elaborating entity \"scr1_data_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_status_sync" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_scu.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top " "Elaborating entity \"scr1_pipe_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_pipe_top" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ifu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu " "Elaborating entity \"scr1_pipe_ifu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_ifu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018465 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(362) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(362): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 362 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018465 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(426) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(426): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018465 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_idu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu " "Elaborating entity \"scr1_pipe_idu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_idu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_exu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu " "Elaborating entity \"scr1_pipe_exu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_exu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ialu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu " "Elaborating entity \"scr1_pipe_ialu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "i_ialu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_exu.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_lsu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu " "Elaborating entity \"scr1_pipe_lsu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "i_lsu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_exu.sv" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_mprf scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf " "Elaborating entity \"scr1_pipe_mprf\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_mprf" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_csr scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr " "Elaborating entity \"scr1_pipe_csr\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_csr" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_ipic scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic " "Elaborating entity \"scr1_ipic\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_ipic" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_tdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu " "Elaborating entity \"scr1_pipe_tdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_tdu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_hdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu " "Elaborating entity \"scr1_pipe_hdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_hdu" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_top.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc " "Elaborating entity \"scr1_tapc\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_bypass_reg" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_tapc.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_tap_idcode_reg" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_tapc.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_synchronizer scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer " "Elaborating entity \"scr1_tapc_synchronizer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_synchronizer" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmi scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi " "Elaborating entity \"scr1_dmi\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dmi" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dm scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm " "Elaborating entity \"scr1_dm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dm" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_core_top.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018544 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(974) " "Verilog HDL Case Statement information at scr1_dm.sv(974): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 974 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018559 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(995) " "Verilog HDL Case Statement information at scr1_dm.sv(995): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 995 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1020) " "Verilog HDL Case Statement information at scr1_dm.sv(1020): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 1020 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1074) " "Verilog HDL Case Statement information at scr1_dm.sv(1074): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 1074 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1201) " "Verilog HDL Case Statement information at scr1_dm.sv(1201): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 1201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1236) " "Verilog HDL Case Statement information at scr1_dm.sv(1236): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 1236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1332) " "Verilog HDL Case Statement information at scr1_dm.sv(1332): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 1332 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tcm scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm " "Elaborating entity \"scr1_tcm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tcm" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dp_memory scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory " "Elaborating entity \"scr1_dp_memory\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\"" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "i_dp_memory" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_tcm.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_timer scr1_top_ahb:i_scr1\|scr1_timer:i_timer " "Elaborating entity \"scr1_timer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_timer:i_timer\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_timer" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_router scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router " "Elaborating entity \"scr1_imem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_router" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018560 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_imem_router.sv(79) " "Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_imem_router.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018575 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_router scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router " "Elaborating entity \"scr1_dmem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_router" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018576 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dmem_router.sv(128) " "Verilog HDL Case Statement information at scr1_dmem_router.sv(128): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_dmem_router.sv" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1654831018576 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_accel scr1_top_ahb:i_scr1\|scr1_accel:scr1_accel_inst " "Elaborating entity \"scr1_accel\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_accel:scr1_accel_inst\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "scr1_accel_inst" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831018576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go_bit scr1_accel.sv(90) " "Verilog HDL or VHDL warning at scr1_accel.sv(90): object \"go_bit\" assigned a value but never read" {  } { { "../../../scr1/src/top/scr1_accel.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_accel.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654831018576 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_accel:scr1_accel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_bit scr1_accel.sv(92) " "Verilog HDL or VHDL warning at scr1_accel.sv(92): object \"done_bit\" assigned a value but never read" {  } { { "../../../scr1/src/top/scr1_accel.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_accel.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654831018576 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_accel:scr1_accel_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "done_bit_in scr1_accel.sv(93) " "Verilog HDL warning at scr1_accel.sv(93): object done_bit_in used but never assigned" {  } { { "../../../scr1/src/top/scr1_accel.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_accel.sv" 93 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654831018576 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_accel:scr1_accel_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_regs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_regs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654831023658 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_regs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_regs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654831023658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NeuralCore scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst " "Elaborating entity \"NeuralCore\" for hierarchy \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "NeuralCore_inst" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NeuralCore.sv(44) " "Verilog HDL assignment warning at NeuralCore.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "../../../scr1/src/top/NeuralCore.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/NeuralCore.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654831024156 "|de10lite_scr1|scr1_top_ahb:i_scr1|NeuralCore:NeuralCore_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "NeuralCore.sv(85) " "Verilog HDL or VHDL warning at the NeuralCore.sv(85): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../scr1/src/top/NeuralCore.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/NeuralCore.sv" 85 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1654831024156 "|de10lite_scr1|scr1_top_ahb:i_scr1|NeuralCore:NeuralCore_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 NeuralCore.sv(88) " "Verilog HDL assignment warning at NeuralCore.sv(88): truncated value with size 33 to match size of target (32)" {  } { { "../../../scr1/src/top/NeuralCore.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/NeuralCore.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654831024156 "|de10lite_scr1|scr1_top_ahb:i_scr1|NeuralCore:NeuralCore_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_regs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_regs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654831024241 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "partial_sums " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"partial_sums\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654831024241 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_regs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_regs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1654831024241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Neuron scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst " "Elaborating entity \"Neuron\" for hierarchy \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst\"" {  } { { "../../../scr1/src/top/NeuralCore.sv" "Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/NeuralCore.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedFloatMult scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst " "Elaborating entity \"FixedFloatMult\" for hierarchy \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\"" {  } { { "../../../scr1/src/top/Neuron.sv" "FixedFloatMult_inst" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/Neuron.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 FixedFloatMult.sv(20) " "Verilog HDL assignment warning at FixedFloatMult.sv(20): truncated value with size 40 to match size of target (32)" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654831024326 "|de10lite_scr1|scr1_top_ahb:i_scr1|NeuralCore:NeuralCore_inst|Neuron:Neuron_genblk[0].Neuron_inst|FixedFloatMult:FixedFloatMult_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_ahb scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb " "Elaborating entity \"scr1_imem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_ahb" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_ahb scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb " "Elaborating entity \"scr1_dmem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_ahb" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_top_ahb.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:i_uart " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:i_uart\"" {  } { { "de10lite_scr1.sv" "i_uart" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024389 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n uart_top.v(327) " "Verilog HDL Display System Task info at uart_top.v(327): (...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n" {  } { { "ip/uart/uart_top.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_top.v" 327 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831024389 "|de10lite_scr1|uart_top:i_uart"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "ip/uart/uart_top.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831024389 "|de10lite_scr1|uart_top:i_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:i_uart\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:i_uart\|uart_wb:wb_interface\"" {  } { { "ip/uart/uart_top.v" "wb_interface" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "ip/uart/uart_wb.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024404 "|de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:i_uart\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\"" {  } { { "ip/uart/uart_top.v" "regs" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "ip/uart/uart_regs.v" "transmitter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "ip/uart/uart_transmitter.v" "fifo_tx" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "ip/uart/uart_tfifo.v" "tfifo" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "ip/uart/uart_regs.v" "i_uart_sync_flops" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "ip/uart/uart_regs.v" "receiver" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "ip/uart/uart_receiver.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "ip/uart/uart_receiver.v" "fifo_rx" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_avalon_bridge ahb_avalon_bridge:i_ahb_imem " "Elaborating entity \"ahb_avalon_bridge\" for hierarchy \"ahb_avalon_bridge:i_ahb_imem\"" {  } { { "de10lite_scr1.sv" "i_ahb_imem" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc de10lite_sopc:i_soc " "Elaborating entity \"de10lite_sopc\" for hierarchy \"de10lite_sopc:i_soc\"" {  } { { "de10lite_scr1.sv" "i_soc" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_dmem " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_dmem\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "avl_dmem" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_uart " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_uart\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "avl_uart" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_bld_id de10lite_sopc:i_soc\|de10lite_sopc_bld_id:bld_id " "Elaborating entity \"de10lite_sopc_bld_id\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_bld_id:bld_id\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "bld_id" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_core_clk_freq de10lite_sopc:i_soc\|de10lite_sopc_core_clk_freq:core_clk_freq " "Elaborating entity \"de10lite_sopc_core_clk_freq\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_core_clk_freq:core_clk_freq\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "core_clk_freq" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave de10lite_sopc:i_soc\|altera_error_response_slave:default_slave " "Elaborating entity \"altera_error_response_slave\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "default_slave" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_write_in altera_error_response_slave.sv(267) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object \"av_write_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_read_in altera_error_response_slave.sv(268) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object \"av_read_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_address_in altera_error_response_slave.sv(269) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object \"av_address_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_writedata_in altera_error_response_slave.sv(270) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object \"av_writedata_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "write_channel_resp" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "read_channel_resp" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_onchip_ram de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram " "Elaborating entity \"de10lite_sopc_onchip_ram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "onchip_ram" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "the_altsyncram" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file scbl.hex " "Parameter \"init_file\" = \"scbl.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831024509 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1654831024509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhe1 " "Found entity 1: altsyncram_dhe1" {  } { { "db/altsyncram_dhe1.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/altsyncram_dhe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831024556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831024556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhe1 de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_dhe1:auto_generated " "Elaborating entity \"altsyncram_dhe1\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_dhe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_hex_1_0 de10lite_sopc:i_soc\|de10lite_sopc_pio_hex_1_0:pio_hex_1_0 " "Elaborating entity \"de10lite_sopc_pio_hex_1_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_hex_1_0:pio_hex_1_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_hex_1_0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_led de10lite_sopc:i_soc\|de10lite_sopc_pio_led:pio_led " "Elaborating entity \"de10lite_sopc_pio_led\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_led:pio_led\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_led" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_sw de10lite_sopc:i_soc\|de10lite_sopc_pio_sw:pio_sw " "Elaborating entity \"de10lite_sopc_pio_sw\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_sw:pio_sw\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_sw" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0 " "Elaborating entity \"altera_reset_sequencer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "reset_sequencer_0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_reset_sync altera_reset_sequencer.sv(261) " "Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object \"csr_reset_sync\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654831024592 "|de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_reset_sync_req altera_reset_sequencer.sv(261) " "Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object \"csr_reset_sync_req\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654831024592 "|de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "reset_in_sync" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_deglitch_main de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_deglitch_main:dsrt_deg " "Elaborating entity \"altera_reset_sequencer_deglitch_main\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_deglitch_main:dsrt_deg\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "dsrt_deg" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_main de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_main:main " "Elaborating entity \"altera_reset_sequencer_main\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_main:main\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "main" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_seq de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq " "Elaborating entity \"altera_reset_sequencer_seq\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "asrt_seq" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_dlycntr de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\|altera_reset_sequencer_dlycntr:dlycntr0 " "Elaborating entity \"altera_reset_sequencer_dlycntr\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\|altera_reset_sequencer_dlycntr:dlycntr0\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "dlycntr0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_seq de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq " "Elaborating entity \"altera_reset_sequencer_seq\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "dsrt_seq" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_dlycntr de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\|altera_reset_sequencer_dlycntr:dlycntr1 " "Elaborating entity \"altera_reset_sequencer_dlycntr\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\|altera_reset_sequencer_dlycntr:dlycntr1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "dlycntr1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sdram de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram " "Elaborating entity \"de10lite_sopc_sdram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "sdram" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sdram_input_efifo_module de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module " "Elaborating entity \"de10lite_sopc_sdram_input_efifo_module\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "the_de10lite_sopc_sdram_input_efifo_module" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sys_pll de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll " "Elaborating entity \"de10lite_sopc_sys_pll\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "sys_pll" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sys_pll_stdsync_sv6 de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"de10lite_sopc_sys_pll_stdsync_sv6\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "stdsync2" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sys_pll_dffpipe_l2c de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_stdsync_sv6:stdsync2\|de10lite_sopc_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"de10lite_sopc_sys_pll_dffpipe_l2c\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_stdsync_sv6:stdsync2\|de10lite_sopc_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "dffpipe3" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sys_pll_altpll_v0g2 de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1 " "Elaborating entity \"de10lite_sopc_sys_pll_altpll_v0g2\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "sd1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "mm_interconnect_0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_translator" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_translator" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_agent" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_dmem_m0_agent" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "default_slave_axi_error_if_agent" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_agent" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_agent_rsp_fifo" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_001" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_001_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_002 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_002\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_002" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_002_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_004" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_004_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_005 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_005\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_005" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_005_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_006 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_006\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_006" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_006_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_limiter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_demux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_demux_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_mux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_mux_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux_003 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_mux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_mux_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_rsp_width_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024983 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_cmd_width_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1654831024999 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025014 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1654831025014 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1654831025014 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "crosser" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_sopc:i_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "rst_controller" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831025077 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram " "RAM logic \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram\" is uninferred due to asynchronous read logic" {  } { { "ip/uart/raminfr.v" "ram" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/raminfr.v" 97 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654831047857 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram " "RAM logic \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram\" is uninferred due to asynchronous read logic" {  } { { "ip/uart/raminfr.v" "ram" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/raminfr.v" 97 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654831047857 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1654831047857 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654831047857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654831051680 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "BYTEENA_REG_B CLOCK0 " "Parameter BYTEENA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654831081866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654831081866 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654831081866 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "42 " "Inferred 42 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Add1\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "Add1" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 207 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|Mult0\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 409 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[5\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[2\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[3\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[0\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[1\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[6\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[7\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[8\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[0\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[3\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[9\].pixel_cut\[2\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "Mult0" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831081881 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654831081881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831081907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1654831081907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13i1 " "Found entity 1: altsyncram_13i1" {  } { { "db/altsyncram_13i1.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/altsyncram_13i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831081954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831081954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831081969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 4 " "Parameter \"WIDTH_BYTEENA_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK0 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831081969 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1654831081969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c972.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c972.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c972 " "Found entity 1: altsyncram_c972" {  } { { "db/altsyncram_c972.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/altsyncram_c972.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831082019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831082019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831082066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831082066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831082097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831082097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_add_sub:Add1\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831082146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_add_sub:Add1 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082146 ""}  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1654831082146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gai " "Found entity 1: add_sub_gai" {  } { { "db/add_sub_gai.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/add_sub_gai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831082177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831082177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831082220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082220 ""}  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1654831082220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/mult_ugs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831082267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831082267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|lpm_mult:Mult0\"" {  } { { "../../../scr1/src/top/FixedFloatMult.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1654831082309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|NeuralCore:NeuralCore_inst\|Neuron:Neuron_genblk\[4\].pixel_cut\[1\].Neuron_inst\|FixedFloatMult:FixedFloatMult_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654831082309 ""}  } { { "../../../scr1/src/top/FixedFloatMult.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/FixedFloatMult.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1654831082309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ams.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ams.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ams " "Found entity 1: mult_ams" {  } { { "db/mult_ams.tdf" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/mult_ams.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654831082341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1654831082341 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "43 " "43 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654831087163 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1654831087259 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1690 " "Ignored 1690 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1690 " "Ignored 1690 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1654831087506 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1654831087506 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" 58 -1 0 } } { "ip/uart/uart_transmitter.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 172 -1 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 356 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ip/uart/uart_wb.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_wb.v" 191 -1 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 306 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_tapc.sv" 201 -1 0 } } { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_exu.sv" 689 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 479 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "../../../scr1/src/core/pipeline/scr1_ipic.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_ipic.sv" 390 -1 0 } } { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 1324 -1 0 } } { "../../../scr1/src/core/pipeline/scr1_pipe_csr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_csr.sv" 966 -1 0 } } { "../../../scr1/src/core/pipeline/scr1_pipe_csr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_csr.sv" 697 -1 0 } } { "../../../scr1/src/core/pipeline/scr1_pipe_csr.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/pipeline/scr1_pipe_csr.sv" 622 -1 0 } } { "ip/ahb_avalon_bridge.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 68 -1 0 } } { "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../../../scr1/src/top/scr1_timer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/top/scr1_timer.sv" 52 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 862 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 667 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 678 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 313 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 506 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 659 -1 0 } } { "ip/uart/uart_regs.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_regs.v" 670 -1 0 } } { "../../../scr1/src/core/scr1_dm.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/scr1_dm.sv" 253 -1 0 } } { "ip/uart/uart_sync_flops.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_sync_flops.v" 116 -1 0 } } { "ip/uart/uart_sync_flops.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/ip/uart/uart_sync_flops.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654831088108 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654831088108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654831111452 "|de10lite_scr1|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1654831111452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "650 " "650 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654831142969 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831143715 ""}
{ "Info" "ISTA_SDC_FOUND" "de10lite_scr1.sdc " "Reading SDC File: 'de10lite_scr1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1654831145758 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1654831145890 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1654831145905 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1654831145905 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1654831145905 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1654831145905 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1654831145921 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1654831146675 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1654831146675 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    CLK_SDRAM " "  10.000    CLK_SDRAM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT " "  10.000 CLK_SDRAM_EXT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT_VIRT " "  10.000 CLK_SDRAM_EXT_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      CPU_CLK " "  50.000      CPU_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     JTAG_TCK " " 200.000     JTAG_TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831146675 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831146675 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831148337 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1654831151523 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831151554 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1654831152130 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831152181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/output/de10lite_scr1.map.smsg " "Generated suppressed messages file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/output/de10lite_scr1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831153699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654831155760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654831155760 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654831158304 "|de10lite_scr1|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654831158304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45708 " "Implemented 45708 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654831158304 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654831158304 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1654831158304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45229 " "Implemented 45229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654831158304 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654831158304 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1654831158304 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "168 " "Implemented 168 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654831158304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654831158304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5198 " "Peak virtual memory: 5198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654831158451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 06:19:18 2022 " "Processing ended: Fri Jun 10 06:19:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654831158451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654831158451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:43 " "Total CPU time (on all processors): 00:03:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654831158451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654831158451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654831159892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654831159892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 06:19:19 2022 " "Processing started: Fri Jun 10 06:19:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654831159892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654831159892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654831159892 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654831159987 ""}
{ "Info" "0" "" "Project  = de10lite_scr1" {  } {  } 0 0 "Project  = de10lite_scr1" 0 0 "Fitter" 0 0 1654831159987 ""}
{ "Info" "0" "" "Revision = de10lite_scr1" {  } {  } 0 0 "Revision = de10lite_scr1" 0 0 "Fitter" 0 0 1654831159987 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1654831160459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654831160470 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de10lite_scr1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de10lite_scr1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654831160796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654831160846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654831160846 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1654831160908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1654831160908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] 2 1 108 3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1654831160908 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654831160908 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1654831161368 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654831161384 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654831162064 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654831162064 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654831162146 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654831162146 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654831162146 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654831162146 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654831162146 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654831162146 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654831162177 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654831165572 ""}
{ "Info" "ISTA_SDC_FOUND" "de10lite_scr1.sdc " "Reading SDC File: 'de10lite_scr1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1654831170616 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1654831170751 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1654831170751 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1654831170751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1654831170751 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1654831170751 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1654831170789 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1654831171579 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654831171595 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    CLK_SDRAM " "  10.000    CLK_SDRAM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT " "  10.000 CLK_SDRAM_EXT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT_VIRT " "  10.000 CLK_SDRAM_EXT_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      CPU_CLK " "  50.000      CPU_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     JTAG_TCK " " 200.000     JTAG_TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654831171595 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654831171595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff  " "Automatically promoted node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_core_rstn_status_sync\|data_dff\[0\] " "Destination node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_core_rstn_status_sync\|data_dff\[0\]" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 26504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 26506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hard_rst_n  " "Automatically promoted node hard_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hard_rst_n " "Destination node hard_rst_n" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 24074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hard_rst_n~0 " "Destination node hard_rst_n~0" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 32053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hard_rst_n_count\[3\]~5 " "Destination node hard_rst_n_count\[3\]~5" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 32407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hard_rst_n_count\[2\]~6 " "Destination node hard_rst_n_count\[2\]~6" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 32408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hard_rst_n_count\[0\]~11 " "Destination node hard_rst_n_count\[0\]~11" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 32414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_rstn_reset_sync\|rst_n_dff\[0\] " "Destination node scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_rstn_reset_sync\|rst_n_dff\[0\]" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 26512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[8\]~output " "Destination node LEDR\[8\]~output" {  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 67237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 24074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_rnw " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_rnw" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[10\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[10\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[24\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[24\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[11\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[11\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[12\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[12\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[13\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[13\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[14\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[14\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[15\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[15\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[16\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[16\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[17\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[17\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654831175004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 24085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff  " "Automatically promoted node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\|data_dff\[0\] " "Destination node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\|data_dff\[0\]" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 23934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[2\]~0 " "Destination node de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[2\]~0" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 62767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 23936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\|WideAnd0  " "Automatically promoted node scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\|WideAnd0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/scr1/src/core/primitives/scr1_reset_cells.sv" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 24018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[0\]  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[1\]  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654831175004 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654831175004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654831178937 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654831178999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654831178999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654831179065 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1654831179192 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1654831179192 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 1 0 "Fitter" 0 -1 1654831179192 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654831179205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654831179300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654831184914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "640 Embedded multiplier block " "Packed 640 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654831184974 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654831184974 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654831184974 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "682 " "Created 682 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1654831184974 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654831184974 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7 clk\[2\] DRAM_CLK~output " "PLL \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7\" output port clk\[2\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 299 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 583 0 0 } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 495 0 0 } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654831185577 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1654831188799 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1654831196567 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:35 " "Fitter preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654831196973 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654831197023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654831201654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654831219501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654831219954 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654831581553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:02 " "Fitter placement operations ending: elapsed time is 00:06:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654831581553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654831587273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654831627136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654831627136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:41 " "Fitter routing operations ending: elapsed time is 00:02:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654831750759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 53.42 " "Total time spent on timing analysis during the Fitter is 53.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654831751987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654831752269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654831771784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654831771824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654831792967 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:51 " "Fitter post-fit operations ending: elapsed time is 00:00:51" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654831802836 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654831808576 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 MAX 10 " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TDO 3.3-V LVTTL Y3 " "Pin JTAG_TDO uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TDO" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TCK 3.3-V LVTTL Y6 " "Pin JTAG_TCK uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TCK" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TRST_N 3.3-V LVTTL Y5 " "Pin JTAG_TRST_N uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TRST_N } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TRST_N" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_SRST_N 3.3-V LVTTL AA7 " "Pin JTAG_SRST_N uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_SRST_N } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_SRST_N" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TDI 3.3-V LVTTL Y4 " "Pin JTAG_TDI uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TDI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TDI" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TMS 3.3-V LVTTL AA2 " "Pin JTAG_TMS uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TMS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TMS" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL W8 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/de10lite_scr1.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654831809084 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1654831809084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/output/de10lite_scr1.fit.smsg " "Generated suppressed messages file C:/Users/chris/Documents/GitHub/AI-risc-V-Hacakthon/fpga/de10lite/scr1/output/de10lite_scr1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654831811689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6157 " "Peak virtual memory: 6157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654831817466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 06:30:17 2022 " "Processing ended: Fri Jun 10 06:30:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654831817466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:58 " "Elapsed time: 00:10:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654831817466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:26:26 " "Total CPU time (on all processors): 00:26:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654831817466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654831817466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654831818717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654831818717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 06:30:18 2022 " "Processing started: Fri Jun 10 06:30:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654831818717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654831818717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654831818717 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654831822774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654831822944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654831824244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 06:30:24 2022 " "Processing ended: Fri Jun 10 06:30:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654831824244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654831824244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654831824244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654831824244 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654831825040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654831825624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654831825624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 06:30:25 2022 " "Processing started: Fri Jun 10 06:30:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654831825624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654831825624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de10lite_scr1 -c de10lite_scr1 " "Command: quartus_sta de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654831825624 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654831825729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654831826671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831826722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831826722 ""}
{ "Info" "ISTA_SDC_FOUND" "de10lite_scr1.sdc " "Reading SDC File: 'de10lite_scr1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1654831828900 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1654831829028 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1654831829028 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1654831829028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1654831829028 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1654831829046 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/chris/documents/github/ai-risc-v-hacakthon/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1654831829076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654831829701 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654831829702 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1654831830417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.558 " "Worst-case setup slack is 1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831830773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831830773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 CLK_SDRAM  " "    1.558               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831830773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.464               0.000 CPU_CLK  " "   14.464               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831830773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.318               0.000 JTAG_TCK  " "   94.318               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831830773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831830773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 JTAG_TCK  " "    0.378               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 CLK_SDRAM  " "    0.408               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 CPU_CLK  " "    0.417               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831831118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.245 " "Worst-case recovery slack is 5.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.245               0.000 CLK_SDRAM  " "    5.245               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.483               0.000 CPU_CLK  " "   40.483               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831831277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.573 " "Worst-case removal slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 CPU_CLK  " "    1.573               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.835               0.000 CLK_SDRAM  " "    2.835               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831831433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.709 " "Worst-case minimum pulse width slack is 4.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709               0.000 CLK_SDRAM  " "    4.709               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 MAX10_CLK2_50  " "    9.844               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.584               0.000 CPU_CLK  " "   24.584               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.647               0.000 JTAG_TCK  " "   99.647               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654831831462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654831831462 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.692 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.692" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.532 ns " "Worst Case Available Settling Time: 12.532 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654831831641 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654831831641 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654831832092 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654831832092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5143 " "Peak virtual memory: 5143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654831832355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 06:30:32 2022 " "Processing ended: Fri Jun 10 06:30:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654831832355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654831832355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654831832355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654831832355 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654831833177 ""}
