
drgon_ventilator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a8c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08008ba0  08008ba0  00018ba0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f90  08008f90  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08008f90  08008f90  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f90  08008f90  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f90  08008f90  00018f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f94  08008f94  00018f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008f98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d40  200001e0  08009178  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f20  08009178  00021f20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015951  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000326d  00000000  00000000  00035b5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001368  00000000  00000000  00038dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011e0  00000000  00000000  0003a130  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000174d9  00000000  00000000  0003b310  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000101d2  00000000  00000000  000527e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000803aa  00000000  00000000  000629bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e2d65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b00  00000000  00000000  000e2de0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008b84 	.word	0x08008b84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008b84 	.word	0x08008b84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2iz>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001038:	d30f      	bcc.n	800105a <__aeabi_f2iz+0x2a>
 800103a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d90d      	bls.n	8001060 <__aeabi_f2iz+0x30>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800104c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001050:	fa23 f002 	lsr.w	r0, r3, r2
 8001054:	bf18      	it	ne
 8001056:	4240      	negne	r0, r0
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr
 8001060:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001064:	d101      	bne.n	800106a <__aeabi_f2iz+0x3a>
 8001066:	0242      	lsls	r2, r0, #9
 8001068:	d105      	bne.n	8001076 <__aeabi_f2iz+0x46>
 800106a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800106e:	bf08      	it	eq
 8001070:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr

0800107c <DCMotorInit>:

#include "stm32f1xx_hal.h"
#include "dc_motor_api.h"

void DCMotorInit(DCMotor_S *dc_motor_, TIM_HandleTypeDef *timer_handler_)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
	dc_motor_->motor_pwm_ctrl = timer_handler_;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	601a      	str	r2, [r3, #0]
	dc_motor_->pwm_value = 0;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	811a      	strh	r2, [r3, #8]
	dc_motor_->direction_flag = MOTOR_SPIN_CW;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	729a      	strb	r2, [r3, #10]
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr
	...

080010a4 <DCMotorRPMSet>:

void DCMotorRPMSet(DCMotor_S *dc_motor_)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	; 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010ac:	2360      	movs	r3, #96	; 0x60
 80010ae:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = dc_motor_->pwm_value - 1;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	891b      	ldrh	r3, [r3, #8]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24

    HAL_TIM_PWM_Stop(dc_motor_->motor_pwm_ctrl, TIM_CHANNEL_1);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2100      	movs	r1, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f003 fbac 	bl	8004830 <HAL_TIM_PWM_Stop>

    if (dc_motor_->direction_flag == MOTOR_SPIN_CW)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7a9b      	ldrb	r3, [r3, #10]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d10a      	bne.n	80010f6 <DCMotorRPMSet+0x52>
    {
		HAL_GPIO_WritePin(GPIOB, DC_MOTOR_CW_PIN, GPIO_PIN_SET);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2110      	movs	r1, #16
 80010e4:	4819      	ldr	r0, [pc, #100]	; (800114c <DCMotorRPMSet+0xa8>)
 80010e6:	f002 f9c7 	bl	8003478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, DC_MOTOR_CCW_PIN, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2120      	movs	r1, #32
 80010ee:	4817      	ldr	r0, [pc, #92]	; (800114c <DCMotorRPMSet+0xa8>)
 80010f0:	f002 f9c2 	bl	8003478 <HAL_GPIO_WritePin>
 80010f4:	e018      	b.n	8001128 <DCMotorRPMSet+0x84>
    }
	else if (dc_motor_->direction_flag == MOTOR_SPIN_CCW)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	7a9b      	ldrb	r3, [r3, #10]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d10a      	bne.n	8001114 <DCMotorRPMSet+0x70>
	{
			HAL_GPIO_WritePin(GPIOB, DC_MOTOR_CW_PIN, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2110      	movs	r1, #16
 8001102:	4812      	ldr	r0, [pc, #72]	; (800114c <DCMotorRPMSet+0xa8>)
 8001104:	f002 f9b8 	bl	8003478 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, DC_MOTOR_CCW_PIN, GPIO_PIN_SET);
 8001108:	2201      	movs	r2, #1
 800110a:	2120      	movs	r1, #32
 800110c:	480f      	ldr	r0, [pc, #60]	; (800114c <DCMotorRPMSet+0xa8>)
 800110e:	f002 f9b3 	bl	8003478 <HAL_GPIO_WritePin>
 8001112:	e009      	b.n	8001128 <DCMotorRPMSet+0x84>
    }
	else
	{
			HAL_GPIO_WritePin(GPIOB, DC_MOTOR_CW_PIN, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	2110      	movs	r1, #16
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <DCMotorRPMSet+0xa8>)
 800111a:	f002 f9ad 	bl	8003478 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, DC_MOTOR_CCW_PIN, GPIO_PIN_RESET);
 800111e:	2200      	movs	r2, #0
 8001120:	2120      	movs	r1, #32
 8001122:	480a      	ldr	r0, [pc, #40]	; (800114c <DCMotorRPMSet+0xa8>)
 8001124:	f002 f9a8 	bl	8003478 <HAL_GPIO_WritePin>
    }

    if (HAL_TIM_PWM_ConfigChannel(dc_motor_->motor_pwm_ctrl, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f107 010c 	add.w	r1, r7, #12
 8001130:	2200      	movs	r2, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f003 fdb6 	bl	8004ca4 <HAL_TIM_PWM_ConfigChannel>
    {
    	//Error_Handler();
    }

    HAL_TIM_PWM_Start(dc_motor_->motor_pwm_ctrl, TIM_CHANNEL_1);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f003 fb44 	bl	80047cc <HAL_TIM_PWM_Start>
}
 8001144:	bf00      	nop
 8001146:	3728      	adds	r7, #40	; 0x28
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40010c00 	.word	0x40010c00

08001150 <EncoderInit>:
 */

#include "encoder_api.h"

void EncoderInit(Encoder_S *encoder_, EncoderModel_E model_)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]
	encoder_->model = model_;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	78fa      	ldrb	r2, [r7, #3]
 8001160:	711a      	strb	r2, [r3, #4]
	encoder_->rpm = 0;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
	encoder_->prev_pulse_count = 0;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	80da      	strh	r2, [r3, #6]
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr
	...

0800117c <UpdateEncoderParams>:

void UpdateEncoderParams(Encoder_S *encoder_, uint32_t encoder_timer_, uint16_t timestep_ms_)
{
 800117c:	b590      	push	{r4, r7, lr}
 800117e:	b089      	sub	sp, #36	; 0x24
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	4613      	mov	r3, r2
 8001188:	80fb      	strh	r3, [r7, #6]
	int32_t delta_count;
	delta_count = encoder_timer_ - encoder_->prev_pulse_count;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	88db      	ldrh	r3, [r3, #6]
 800118e:	461a      	mov	r2, r3
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	1a9b      	subs	r3, r3, r2
 8001194:	61fb      	str	r3, [r7, #28]
	encoder_->prev_pulse_count = (uint16_t) encoder_timer_;
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	b29a      	uxth	r2, r3
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	80da      	strh	r2, [r3, #6]

	float pulses_per_second;
	pulses_per_second = ((float) delta_count / (float)timestep_ms_) * (float) MILISECONDS_PER_SECOND;
 800119e:	69f8      	ldr	r0, [r7, #28]
 80011a0:	f7ff fd2c 	bl	8000bfc <__aeabi_i2f>
 80011a4:	4604      	mov	r4, r0
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fd23 	bl	8000bf4 <__aeabi_ui2f>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4619      	mov	r1, r3
 80011b2:	4620      	mov	r0, r4
 80011b4:	f7ff fe2a 	bl	8000e0c <__aeabi_fdiv>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4917      	ldr	r1, [pc, #92]	; (8001218 <UpdateEncoderParams+0x9c>)
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fd71 	bl	8000ca4 <__aeabi_fmul>
 80011c2:	4603      	mov	r3, r0
 80011c4:	61bb      	str	r3, [r7, #24]

	float revs_per_minute;
	revs_per_minute = (pulses_per_second / (float) encoder_->model) * (float) SECONDS_PER_MINUTE;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	791b      	ldrb	r3, [r3, #4]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fd12 	bl	8000bf4 <__aeabi_ui2f>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4619      	mov	r1, r3
 80011d4:	69b8      	ldr	r0, [r7, #24]
 80011d6:	f7ff fe19 	bl	8000e0c <__aeabi_fdiv>
 80011da:	4603      	mov	r3, r0
 80011dc:	490f      	ldr	r1, [pc, #60]	; (800121c <UpdateEncoderParams+0xa0>)
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fd60 	bl	8000ca4 <__aeabi_fmul>
 80011e4:	4603      	mov	r3, r0
 80011e6:	617b      	str	r3, [r7, #20]

	if (revs_per_minute < RPM_LPF_THRESHOLD && revs_per_minute > -RPM_LPF_THRESHOLD)
 80011e8:	490d      	ldr	r1, [pc, #52]	; (8001220 <UpdateEncoderParams+0xa4>)
 80011ea:	6978      	ldr	r0, [r7, #20]
 80011ec:	f7ff fef8 	bl	8000fe0 <__aeabi_fcmplt>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d100      	bne.n	80011f8 <UpdateEncoderParams+0x7c>
	{
		encoder_->rpm = revs_per_minute;
	}
}
 80011f6:	e00a      	b.n	800120e <UpdateEncoderParams+0x92>
	if (revs_per_minute < RPM_LPF_THRESHOLD && revs_per_minute > -RPM_LPF_THRESHOLD)
 80011f8:	490a      	ldr	r1, [pc, #40]	; (8001224 <UpdateEncoderParams+0xa8>)
 80011fa:	6978      	ldr	r0, [r7, #20]
 80011fc:	f7ff ff0e 	bl	800101c <__aeabi_fcmpgt>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d100      	bne.n	8001208 <UpdateEncoderParams+0x8c>
}
 8001206:	e002      	b.n	800120e <UpdateEncoderParams+0x92>
		encoder_->rpm = revs_per_minute;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	601a      	str	r2, [r3, #0]
}
 800120e:	bf00      	nop
 8001210:	3724      	adds	r7, #36	; 0x24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd90      	pop	{r4, r7, pc}
 8001216:	bf00      	nop
 8001218:	447a0000 	.word	0x447a0000
 800121c:	42700000 	.word	0x42700000
 8001220:	43160000 	.word	0x43160000
 8001224:	c3160000 	.word	0xc3160000

08001228 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4a06      	ldr	r2, [pc, #24]	; (8001250 <vApplicationGetIdleTaskMemory+0x28>)
 8001238:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <vApplicationGetIdleTaskMemory+0x2c>)
 800123e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2280      	movs	r2, #128	; 0x80
 8001244:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	200001fc 	.word	0x200001fc
 8001254:	20000250 	.word	0x20000250

08001258 <LCDSendCmd>:

#include "stm32f1xx_hal.h"
#include "lcd_display_api.h"

void LCDSendCmd(LCDDisplay_S *lcd_disp_, char cmd)
{
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b087      	sub	sp, #28
 800125c:	af02      	add	r7, sp, #8
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	70fb      	strb	r3, [r7, #3]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001264:	78fb      	ldrb	r3, [r7, #3]
 8001266:	f023 030f 	bic.w	r3, r3, #15
 800126a:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	011b      	lsls	r3, r3, #4
 8001270:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	f043 030c 	orr.w	r3, r3, #12
 8001278:	b2db      	uxtb	r3, r3
 800127a:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	f043 0308 	orr.w	r3, r3, #8
 8001282:	b2db      	uxtb	r3, r3
 8001284:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001286:	7bbb      	ldrb	r3, [r7, #14]
 8001288:	f043 030c 	orr.w	r3, r3, #12
 800128c:	b2db      	uxtb	r3, r3
 800128e:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001290:	7bbb      	ldrb	r3, [r7, #14]
 8001292:	f043 0308 	orr.w	r3, r3, #8
 8001296:	b2db      	uxtb	r3, r3
 8001298:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd_disp_->i2c_handler, lcd_disp_->i2c_address, (uint8_t *) data_t, lcd_disp_->byte_mode, lcd_disp_->i2c_timeout);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	791b      	ldrb	r3, [r3, #4]
 80012a2:	b299      	uxth	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	7a1b      	ldrb	r3, [r3, #8]
 80012a8:	b29c      	uxth	r4, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	88db      	ldrh	r3, [r3, #6]
 80012ae:	f107 0208 	add.w	r2, r7, #8
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	4623      	mov	r3, r4
 80012b6:	f002 fa1f 	bl	80036f8 <HAL_I2C_Master_Transmit>
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd90      	pop	{r4, r7, pc}

080012c2 <LCDSendData>:

void LCDSendData(LCDDisplay_S *lcd_disp_, char data)
{
 80012c2:	b590      	push	{r4, r7, lr}
 80012c4:	b087      	sub	sp, #28
 80012c6:	af02      	add	r7, sp, #8
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	460b      	mov	r3, r1
 80012cc:	70fb      	strb	r3, [r7, #3]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80012ce:	78fb      	ldrb	r3, [r7, #3]
 80012d0:	f023 030f 	bic.w	r3, r3, #15
 80012d4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80012d6:	78fb      	ldrb	r3, [r7, #3]
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	f043 030d 	orr.w	r3, r3, #13
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	f043 0309 	orr.w	r3, r3, #9
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80012f0:	7bbb      	ldrb	r3, [r7, #14]
 80012f2:	f043 030d 	orr.w	r3, r3, #13
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80012fa:	7bbb      	ldrb	r3, [r7, #14]
 80012fc:	f043 0309 	orr.w	r3, r3, #9
 8001300:	b2db      	uxtb	r3, r3
 8001302:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd_disp_->i2c_handler, lcd_disp_->i2c_address, (uint8_t *) data_t, lcd_disp_->byte_mode, lcd_disp_->i2c_timeout);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6818      	ldr	r0, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	791b      	ldrb	r3, [r3, #4]
 800130c:	b299      	uxth	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	7a1b      	ldrb	r3, [r3, #8]
 8001312:	b29c      	uxth	r4, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	88db      	ldrh	r3, [r3, #6]
 8001318:	f107 0208 	add.w	r2, r7, #8
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	4623      	mov	r3, r4
 8001320:	f002 f9ea 	bl	80036f8 <HAL_I2C_Master_Transmit>
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	bd90      	pop	{r4, r7, pc}

0800132c <LCDClear>:

void LCDClear(LCDDisplay_S *lcd_disp_)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	LCDSendCmd(lcd_disp_, 0x80);
 8001334:	2180      	movs	r1, #128	; 0x80
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff ff8e 	bl	8001258 <LCDSendCmd>
	for (int i = 0; i < 70; i++)
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	e006      	b.n	8001350 <LCDClear+0x24>
	{
		LCDSendData(lcd_disp_, ' ');
 8001342:	2120      	movs	r1, #32
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ffbc 	bl	80012c2 <LCDSendData>
	for (int i = 0; i < 70; i++)
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	3301      	adds	r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2b45      	cmp	r3, #69	; 0x45
 8001354:	ddf5      	ble.n	8001342 <LCDClear+0x16>
	}
}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <LCDSetCursorPos>:

void LCDSetCursorPos(LCDDisplay_S *lcd_disp_, uint8_t row, uint8_t col)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	70fb      	strb	r3, [r7, #3]
 800136c:	4613      	mov	r3, r2
 800136e:	70bb      	strb	r3, [r7, #2]
	uint16_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8001370:	4a0f      	ldr	r2, [pc, #60]	; (80013b0 <LCDSetCursorPos+0x50>)
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	e892 0003 	ldmia.w	r2, {r0, r1}
 800137a:	e883 0003 	stmia.w	r3, {r0, r1}
	LCDSendCmd(lcd_disp_, (0x80 | (row_offsets[row] + col)) );
 800137e:	78fb      	ldrb	r3, [r7, #3]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	f107 0210 	add.w	r2, r7, #16
 8001386:	4413      	add	r3, r2
 8001388:	f833 3c08 	ldrh.w	r3, [r3, #-8]
 800138c:	b2da      	uxtb	r2, r3
 800138e:	78bb      	ldrb	r3, [r7, #2]
 8001390:	4413      	add	r3, r2
 8001392:	b2db      	uxtb	r3, r3
 8001394:	b25b      	sxtb	r3, r3
 8001396:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800139a:	b25b      	sxtb	r3, r3
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4619      	mov	r1, r3
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff59 	bl	8001258 <LCDSendCmd>
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	08008ba0 	.word	0x08008ba0

080013b4 <LCDInit>:

void LCDInit(LCDDisplay_S *lcd_disp_, I2C_HandleTypeDef *i2c_handler_)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
	lcd_disp_->i2c_handler = i2c_handler_;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	601a      	str	r2, [r3, #0]
	lcd_disp_->byte_mode = LCD_DISP_4_BYTE_MODE;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2204      	movs	r2, #4
 80013c8:	721a      	strb	r2, [r3, #8]
	lcd_disp_->i2c_address = LCD_I2C_ADDRESS;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	224e      	movs	r2, #78	; 0x4e
 80013ce:	711a      	strb	r2, [r3, #4]
	lcd_disp_->i2c_timeout = LCD_DISP_I2C_TIMEOUT_MS;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2264      	movs	r2, #100	; 0x64
 80013d4:	80da      	strh	r2, [r3, #6]

	HAL_Delay(50);
 80013d6:	2032      	movs	r0, #50	; 0x32
 80013d8:	f001 f848 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x30);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2130      	movs	r1, #48	; 0x30
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff39 	bl	8001258 <LCDSendCmd>
	HAL_Delay(5);
 80013e6:	2005      	movs	r0, #5
 80013e8:	f001 f840 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x30);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2130      	movs	r1, #48	; 0x30
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff31 	bl	8001258 <LCDSendCmd>
	HAL_Delay(1);
 80013f6:	2001      	movs	r0, #1
 80013f8:	f001 f838 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x30);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2130      	movs	r1, #48	; 0x30
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff29 	bl	8001258 <LCDSendCmd>
	HAL_Delay(10);
 8001406:	200a      	movs	r0, #10
 8001408:	f001 f830 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x20);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2120      	movs	r1, #32
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ff21 	bl	8001258 <LCDSendCmd>
	HAL_Delay(10);
 8001416:	200a      	movs	r0, #10
 8001418:	f001 f828 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2128      	movs	r1, #40	; 0x28
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ff19 	bl	8001258 <LCDSendCmd>
	HAL_Delay(1);
 8001426:	2001      	movs	r0, #1
 8001428:	f001 f820 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2108      	movs	r1, #8
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff11 	bl	8001258 <LCDSendCmd>
	HAL_Delay(1);
 8001436:	2001      	movs	r0, #1
 8001438:	f001 f818 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x01); // clear display
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2101      	movs	r1, #1
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff09 	bl	8001258 <LCDSendCmd>
	HAL_Delay(1);
 8001446:	2001      	movs	r0, #1
 8001448:	f001 f810 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2106      	movs	r1, #6
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ff01 	bl	8001258 <LCDSendCmd>
	HAL_Delay(1);
 8001456:	2001      	movs	r0, #1
 8001458:	f001 f808 	bl	800246c <HAL_Delay>
	LCDSendCmd(lcd_disp_, 0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	210c      	movs	r1, #12
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fef9 	bl	8001258 <LCDSendCmd>
	HAL_Delay(100);
 8001466:	2064      	movs	r0, #100	; 0x64
 8001468:	f001 f800 	bl	800246c <HAL_Delay>
	LCDClear(&lcd_disp_);
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff5c 	bl	800132c <LCDClear>
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <LCDSendString>:

void LCDSendString(LCDDisplay_S *lcd_disp_, char *str)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
	while (*str)
 8001486:	e007      	b.n	8001498 <LCDSendString+0x1c>
	{
		LCDSendData(lcd_disp_, *str++);
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	603a      	str	r2, [r7, #0]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff ff15 	bl	80012c2 <LCDSendData>
	while (*str)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1f3      	bne.n	8001488 <LCDSendString+0xc>
	}
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a8:	b5b0      	push	{r4, r5, r7, lr}
 80014aa:	b0aa      	sub	sp, #168	; 0xa8
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ae:	f000 ffab 	bl	8002408 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b2:	f000 f8b5 	bl	8001620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b6:	f000 fadf 	bl	8001a78 <MX_GPIO_Init>
  MX_DMA_Init();
 80014ba:	f000 fabf 	bl	8001a3c <MX_DMA_Init>
  MX_I2C2_Init();
 80014be:	f000 f9b3 	bl	8001828 <MX_I2C2_Init>
  MX_TIM1_Init();
 80014c2:	f000 f9df 	bl	8001884 <MX_TIM1_Init>
  MX_TIM3_Init();
 80014c6:	f000 fa5f 	bl	8001988 <MX_TIM3_Init>
  MX_ADC1_Init();
 80014ca:	f000 f905 	bl	80016d8 <MX_ADC1_Init>
  MX_ADC2_Init();
 80014ce:	f000 f96d 	bl	80017ac <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  DCMotorInit(&dc_motor, &htim1);
 80014d2:	4941      	ldr	r1, [pc, #260]	; (80015d8 <main+0x130>)
 80014d4:	4841      	ldr	r0, [pc, #260]	; (80015dc <main+0x134>)
 80014d6:	f7ff fdd1 	bl	800107c <DCMotorInit>
  EncoderInit(&motor_encoder, SD_MODEL);
 80014da:	2150      	movs	r1, #80	; 0x50
 80014dc:	4840      	ldr	r0, [pc, #256]	; (80015e0 <main+0x138>)
 80014de:	f7ff fe37 	bl	8001150 <EncoderInit>
  LCDInit(&lcd_display, &hi2c2);
 80014e2:	4940      	ldr	r1, [pc, #256]	; (80015e4 <main+0x13c>)
 80014e4:	4840      	ldr	r0, [pc, #256]	; (80015e8 <main+0x140>)
 80014e6:	f7ff ff65 	bl	80013b4 <LCDInit>
  PotControlsInit(pot_controls_a);
 80014ea:	4840      	ldr	r0, [pc, #256]	; (80015ec <main+0x144>)
 80014ec:	f000 fc85 	bl	8001dfa <PotControlsInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of masterTask */
  osThreadDef(masterTask, startMasterTask, osPriorityAboveNormal, 0, 128);
 80014f0:	4b3f      	ldr	r3, [pc, #252]	; (80015f0 <main+0x148>)
 80014f2:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80014f6:	461d      	mov	r5, r3
 80014f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001500:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  masterTaskHandle = osThreadCreate(osThread(masterTask), NULL);
 8001504:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f003 ffa8 	bl	8005460 <osThreadCreate>
 8001510:	4602      	mov	r2, r0
 8001512:	4b38      	ldr	r3, [pc, #224]	; (80015f4 <main+0x14c>)
 8001514:	601a      	str	r2, [r3, #0]

  /* definition and creation of motorRoutine */
  osThreadDef(motorRoutine, startMotorRoutine, osPriorityAboveNormal, 0, 128);
 8001516:	4b38      	ldr	r3, [pc, #224]	; (80015f8 <main+0x150>)
 8001518:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800151c:	461d      	mov	r5, r3
 800151e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001520:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001522:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001526:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  motorRoutineHandle = osThreadCreate(osThread(motorRoutine), NULL);
 800152a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800152e:	2100      	movs	r1, #0
 8001530:	4618      	mov	r0, r3
 8001532:	f003 ff95 	bl	8005460 <osThreadCreate>
 8001536:	4602      	mov	r2, r0
 8001538:	4b30      	ldr	r3, [pc, #192]	; (80015fc <main+0x154>)
 800153a:	601a      	str	r2, [r3, #0]

  /* definition and creation of displayUpdate */
  osThreadDef(displayUpdate, startDisplayUpdate, osPriorityAboveNormal, 0, 128);
 800153c:	4b30      	ldr	r3, [pc, #192]	; (8001600 <main+0x158>)
 800153e:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001542:	461d      	mov	r5, r3
 8001544:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001546:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001548:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800154c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayUpdateHandle = osThreadCreate(osThread(displayUpdate), NULL);
 8001550:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001554:	2100      	movs	r1, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f003 ff82 	bl	8005460 <osThreadCreate>
 800155c:	4602      	mov	r2, r0
 800155e:	4b29      	ldr	r3, [pc, #164]	; (8001604 <main+0x15c>)
 8001560:	601a      	str	r2, [r3, #0]

  /* definition and creation of encoderRPM */
  osThreadDef(encoderRPM, startEncoderRPM, osPriorityAboveNormal, 0, 128);
 8001562:	4b29      	ldr	r3, [pc, #164]	; (8001608 <main+0x160>)
 8001564:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001568:	461d      	mov	r5, r3
 800156a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800156c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800156e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001572:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  encoderRPMHandle = osThreadCreate(osThread(encoderRPM), NULL);
 8001576:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f003 ff6f 	bl	8005460 <osThreadCreate>
 8001582:	4602      	mov	r2, r0
 8001584:	4b21      	ldr	r3, [pc, #132]	; (800160c <main+0x164>)
 8001586:	601a      	str	r2, [r3, #0]

  /* definition and creation of potUpdate */
  osThreadDef(potUpdate, startPotUpdate, osPriorityAboveNormal, 0, 128);
 8001588:	4b21      	ldr	r3, [pc, #132]	; (8001610 <main+0x168>)
 800158a:	f107 041c 	add.w	r4, r7, #28
 800158e:	461d      	mov	r5, r3
 8001590:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001592:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001594:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001598:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  potUpdateHandle = osThreadCreate(osThread(potUpdate), NULL);
 800159c:	f107 031c 	add.w	r3, r7, #28
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f003 ff5c 	bl	8005460 <osThreadCreate>
 80015a8:	4602      	mov	r2, r0
 80015aa:	4b1a      	ldr	r3, [pc, #104]	; (8001614 <main+0x16c>)
 80015ac:	601a      	str	r2, [r3, #0]

  /* definition and creation of initTask */
  osThreadDef(initTask, startInitTask, osPriorityRealtime, 0, 128);
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <main+0x170>)
 80015b0:	463c      	mov	r4, r7
 80015b2:	461d      	mov	r5, r3
 80015b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  initTaskHandle = osThreadCreate(osThread(initTask), NULL);
 80015c0:	463b      	mov	r3, r7
 80015c2:	2100      	movs	r1, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f003 ff4b 	bl	8005460 <osThreadCreate>
 80015ca:	4602      	mov	r2, r0
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <main+0x174>)
 80015ce:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80015d0:	f003 ff2f 	bl	8005432 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015d4:	e7fe      	b.n	80015d4 <main+0x12c>
 80015d6:	bf00      	nop
 80015d8:	20001e78 	.word	0x20001e78
 80015dc:	20001e28 	.word	0x20001e28
 80015e0:	20001e1c 	.word	0x20001e1c
 80015e4:	20001d48 	.word	0x20001d48
 80015e8:	20001da0 	.word	0x20001da0
 80015ec:	20001ec4 	.word	0x20001ec4
 80015f0:	08008bb4 	.word	0x08008bb4
 80015f4:	20001eb8 	.word	0x20001eb8
 80015f8:	08008be0 	.word	0x08008be0
 80015fc:	20001ebc 	.word	0x20001ebc
 8001600:	08008c0c 	.word	0x08008c0c
 8001604:	20001d9c 	.word	0x20001d9c
 8001608:	08008c34 	.word	0x08008c34
 800160c:	20001e24 	.word	0x20001e24
 8001610:	08008c5c 	.word	0x08008c5c
 8001614:	20001ec0 	.word	0x20001ec0
 8001618:	08008c84 	.word	0x08008c84
 800161c:	20001ed4 	.word	0x20001ed4

08001620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b094      	sub	sp, #80	; 0x50
 8001624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001626:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162a:	2228      	movs	r2, #40	; 0x28
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f005 fa71 	bl	8006b16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001650:	2301      	movs	r3, #1
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001654:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001658:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800165a:	2300      	movs	r3, #0
 800165c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800165e:	2301      	movs	r3, #1
 8001660:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001662:	2302      	movs	r3, #2
 8001664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001666:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800166c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001670:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001672:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001676:	4618      	mov	r0, r3
 8001678:	f002 fb38 	bl	8003cec <HAL_RCC_OscConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001682:	f000 fbb4 	bl	8001dee <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001686:	230f      	movs	r3, #15
 8001688:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800168a:	2302      	movs	r3, #2
 800168c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001696:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001698:	2300      	movs	r3, #0
 800169a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	2101      	movs	r1, #1
 80016a2:	4618      	mov	r0, r3
 80016a4:	f002 fda2 	bl	80041ec <HAL_RCC_ClockConfig>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80016ae:	f000 fb9e 	bl	8001dee <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016b2:	2302      	movs	r3, #2
 80016b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80016b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016ba:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	4618      	mov	r0, r3
 80016c0:	f002 ff4c 	bl	800455c <HAL_RCCEx_PeriphCLKConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80016ca:	f000 fb90 	bl	8001dee <Error_Handler>
  }
}
 80016ce:	bf00      	nop
 80016d0:	3750      	adds	r7, #80	; 0x50
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016de:	1d3b      	adds	r3, r7, #4
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80016e8:	4b2e      	ldr	r3, [pc, #184]	; (80017a4 <MX_ADC1_Init+0xcc>)
 80016ea:	4a2f      	ldr	r2, [pc, #188]	; (80017a8 <MX_ADC1_Init+0xd0>)
 80016ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80016ee:	4b2d      	ldr	r3, [pc, #180]	; (80017a4 <MX_ADC1_Init+0xcc>)
 80016f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016f6:	4b2b      	ldr	r3, [pc, #172]	; (80017a4 <MX_ADC1_Init+0xcc>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016fc:	4b29      	ldr	r3, [pc, #164]	; (80017a4 <MX_ADC1_Init+0xcc>)
 80016fe:	2200      	movs	r2, #0
 8001700:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001702:	4b28      	ldr	r3, [pc, #160]	; (80017a4 <MX_ADC1_Init+0xcc>)
 8001704:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001708:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800170a:	4b26      	ldr	r3, [pc, #152]	; (80017a4 <MX_ADC1_Init+0xcc>)
 800170c:	2200      	movs	r2, #0
 800170e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001710:	4b24      	ldr	r3, [pc, #144]	; (80017a4 <MX_ADC1_Init+0xcc>)
 8001712:	2204      	movs	r2, #4
 8001714:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001716:	4823      	ldr	r0, [pc, #140]	; (80017a4 <MX_ADC1_Init+0xcc>)
 8001718:	f000 feca 	bl	80024b0 <HAL_ADC_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001722:	f000 fb64 	bl	8001dee <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800172a:	2301      	movs	r3, #1
 800172c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4619      	mov	r1, r3
 8001736:	481b      	ldr	r0, [pc, #108]	; (80017a4 <MX_ADC1_Init+0xcc>)
 8001738:	f001 f88c 	bl	8002854 <HAL_ADC_ConfigChannel>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001742:	f000 fb54 	bl	8001dee <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001746:	2301      	movs	r3, #1
 8001748:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800174a:	2302      	movs	r3, #2
 800174c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800174e:	1d3b      	adds	r3, r7, #4
 8001750:	4619      	mov	r1, r3
 8001752:	4814      	ldr	r0, [pc, #80]	; (80017a4 <MX_ADC1_Init+0xcc>)
 8001754:	f001 f87e 	bl	8002854 <HAL_ADC_ConfigChannel>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800175e:	f000 fb46 	bl	8001dee <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001762:	2302      	movs	r3, #2
 8001764:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001766:	2303      	movs	r3, #3
 8001768:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	4619      	mov	r1, r3
 800176e:	480d      	ldr	r0, [pc, #52]	; (80017a4 <MX_ADC1_Init+0xcc>)
 8001770:	f001 f870 	bl	8002854 <HAL_ADC_ConfigChannel>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800177a:	f000 fb38 	bl	8001dee <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800177e:	2303      	movs	r3, #3
 8001780:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001782:	2304      	movs	r3, #4
 8001784:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	; (80017a4 <MX_ADC1_Init+0xcc>)
 800178c:	f001 f862 	bl	8002854 <HAL_ADC_ConfigChannel>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001796:	f000 fb2a 	bl	8001dee <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20001dec 	.word	0x20001dec
 80017a8:	40012400 	.word	0x40012400

080017ac <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 80017bc:	4b18      	ldr	r3, [pc, #96]	; (8001820 <MX_ADC2_Init+0x74>)
 80017be:	4a19      	ldr	r2, [pc, #100]	; (8001824 <MX_ADC2_Init+0x78>)
 80017c0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017c2:	4b17      	ldr	r3, [pc, #92]	; (8001820 <MX_ADC2_Init+0x74>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80017c8:	4b15      	ldr	r3, [pc, #84]	; (8001820 <MX_ADC2_Init+0x74>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80017ce:	4b14      	ldr	r3, [pc, #80]	; (8001820 <MX_ADC2_Init+0x74>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017d4:	4b12      	ldr	r3, [pc, #72]	; (8001820 <MX_ADC2_Init+0x74>)
 80017d6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80017da:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <MX_ADC2_Init+0x74>)
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <MX_ADC2_Init+0x74>)
 80017e4:	2201      	movs	r2, #1
 80017e6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80017e8:	480d      	ldr	r0, [pc, #52]	; (8001820 <MX_ADC2_Init+0x74>)
 80017ea:	f000 fe61 	bl	80024b0 <HAL_ADC_Init>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80017f4:	f000 fafb 	bl	8001dee <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80017f8:	2304      	movs	r3, #4
 80017fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017fc:	2301      	movs	r3, #1
 80017fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	4619      	mov	r1, r3
 8001808:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_ADC2_Init+0x74>)
 800180a:	f001 f823 	bl	8002854 <HAL_ADC_ConfigChannel>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001814:	f000 faeb 	bl	8001dee <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001818:	bf00      	nop
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20001d18 	.word	0x20001d18
 8001824:	40012800 	.word	0x40012800

08001828 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800182c:	4b12      	ldr	r3, [pc, #72]	; (8001878 <MX_I2C2_Init+0x50>)
 800182e:	4a13      	ldr	r2, [pc, #76]	; (800187c <MX_I2C2_Init+0x54>)
 8001830:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_I2C2_Init+0x50>)
 8001834:	4a12      	ldr	r2, [pc, #72]	; (8001880 <MX_I2C2_Init+0x58>)
 8001836:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <MX_I2C2_Init+0x50>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_I2C2_Init+0x50>)
 8001840:	2200      	movs	r2, #0
 8001842:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_I2C2_Init+0x50>)
 8001846:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800184a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <MX_I2C2_Init+0x50>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_I2C2_Init+0x50>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <MX_I2C2_Init+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_I2C2_Init+0x50>)
 8001860:	2200      	movs	r2, #0
 8001862:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001864:	4804      	ldr	r0, [pc, #16]	; (8001878 <MX_I2C2_Init+0x50>)
 8001866:	f001 fe1f 	bl	80034a8 <HAL_I2C_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001870:	f000 fabd 	bl	8001dee <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20001d48 	.word	0x20001d48
 800187c:	40005800 	.word	0x40005800
 8001880:	000186a0 	.word	0x000186a0

08001884 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b092      	sub	sp, #72	; 0x48
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800188a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001894:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
 80018a4:	615a      	str	r2, [r3, #20]
 80018a6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	2220      	movs	r2, #32
 80018ac:	2100      	movs	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f005 f931 	bl	8006b16 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018b4:	4b32      	ldr	r3, [pc, #200]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018b6:	4a33      	ldr	r2, [pc, #204]	; (8001984 <MX_TIM1_Init+0x100>)
 80018b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018ba:	4b31      	ldr	r3, [pc, #196]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018bc:	2200      	movs	r2, #0
 80018be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c0:	4b2f      	ldr	r3, [pc, #188]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 80-1;
 80018c6:	4b2e      	ldr	r3, [pc, #184]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018c8:	224f      	movs	r2, #79	; 0x4f
 80018ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018cc:	4b2c      	ldr	r3, [pc, #176]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018d2:	4b2b      	ldr	r3, [pc, #172]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d8:	4b29      	ldr	r3, [pc, #164]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018da:	2200      	movs	r2, #0
 80018dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018de:	4828      	ldr	r0, [pc, #160]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018e0:	f002 ff49 	bl	8004776 <HAL_TIM_PWM_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80018ea:	f000 fa80 	bl	8001dee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ee:	2300      	movs	r3, #0
 80018f0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018fa:	4619      	mov	r1, r3
 80018fc:	4820      	ldr	r0, [pc, #128]	; (8001980 <MX_TIM1_Init+0xfc>)
 80018fe:	f003 fcc9 	bl	8005294 <HAL_TIMEx_MasterConfigSynchronization>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001908:	f000 fa71 	bl	8001dee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800190c:	2360      	movs	r3, #96	; 0x60
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001914:	2300      	movs	r3, #0
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001918:	2300      	movs	r3, #0
 800191a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001920:	2300      	movs	r3, #0
 8001922:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001924:	2300      	movs	r3, #0
 8001926:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192c:	2200      	movs	r2, #0
 800192e:	4619      	mov	r1, r3
 8001930:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_TIM1_Init+0xfc>)
 8001932:	f003 f9b7 	bl	8004ca4 <HAL_TIM_PWM_ConfigChannel>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800193c:	f000 fa57 	bl	8001dee <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001948:	2300      	movs	r3, #0
 800194a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001958:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	4619      	mov	r1, r3
 8001962:	4807      	ldr	r0, [pc, #28]	; (8001980 <MX_TIM1_Init+0xfc>)
 8001964:	f003 fcda 	bl	800531c <HAL_TIMEx_ConfigBreakDeadTime>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800196e:	f000 fa3e 	bl	8001dee <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001972:	4803      	ldr	r0, [pc, #12]	; (8001980 <MX_TIM1_Init+0xfc>)
 8001974:	f000 fc0a 	bl	800218c <HAL_TIM_MspPostInit>

}
 8001978:	bf00      	nop
 800197a:	3748      	adds	r7, #72	; 0x48
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20001e78 	.word	0x20001e78
 8001984:	40012c00 	.word	0x40012c00

08001988 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	; 0x30
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800198e:	f107 030c 	add.w	r3, r7, #12
 8001992:	2224      	movs	r2, #36	; 0x24
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f005 f8bd 	bl	8006b16 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019a4:	4b23      	ldr	r3, [pc, #140]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019a6:	4a24      	ldr	r2, [pc, #144]	; (8001a38 <MX_TIM3_Init+0xb0>)
 80019a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019aa:	4b22      	ldr	r3, [pc, #136]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b0:	4b20      	ldr	r3, [pc, #128]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 80-1;
 80019b6:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019b8:	224f      	movs	r2, #79	; 0x4f
 80019ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c2:	4b1c      	ldr	r3, [pc, #112]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019c8:	2303      	movs	r3, #3
 80019ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019cc:	2300      	movs	r3, #0
 80019ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019d0:	2301      	movs	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80019d8:	230f      	movs	r3, #15
 80019da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019dc:	2300      	movs	r3, #0
 80019de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019e0:	2301      	movs	r3, #1
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80019e8:	230f      	movs	r3, #15
 80019ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	4619      	mov	r1, r3
 80019f2:	4810      	ldr	r0, [pc, #64]	; (8001a34 <MX_TIM3_Init+0xac>)
 80019f4:	f002 ff68 	bl	80048c8 <HAL_TIM_Encoder_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80019fe:	f000 f9f6 	bl	8001dee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a02:	2300      	movs	r3, #0
 8001a04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4809      	ldr	r0, [pc, #36]	; (8001a34 <MX_TIM3_Init+0xac>)
 8001a10:	f003 fc40 	bl	8005294 <HAL_TIMEx_MasterConfigSynchronization>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001a1a:	f000 f9e8 	bl	8001dee <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_Encoder_Start_IT(&htim3, htim3.Channel);
 8001a1e:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <MX_TIM3_Init+0xac>)
 8001a20:	7f1b      	ldrb	r3, [r3, #28]
 8001a22:	4619      	mov	r1, r3
 8001a24:	4803      	ldr	r0, [pc, #12]	; (8001a34 <MX_TIM3_Init+0xac>)
 8001a26:	f002 ffdd 	bl	80049e4 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM3_Init 2 */

}
 8001a2a:	bf00      	nop
 8001a2c:	3730      	adds	r7, #48	; 0x30
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20001dac 	.word	0x20001dac
 8001a38:	40000400 	.word	0x40000400

08001a3c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a42:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <MX_DMA_Init+0x38>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <MX_DMA_Init+0x38>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6153      	str	r3, [r2, #20]
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <MX_DMA_Init+0x38>)
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2105      	movs	r1, #5
 8001a5e:	200b      	movs	r0, #11
 8001a60:	f001 f997 	bl	8002d92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a64:	200b      	movs	r0, #11
 8001a66:	f001 f9b0 	bl	8002dca <HAL_NVIC_EnableIRQ>

}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40021000 	.word	0x40021000

08001a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	f107 0310 	add.w	r3, r7, #16
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a8c:	4b2f      	ldr	r3, [pc, #188]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a2e      	ldr	r2, [pc, #184]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001a92:	f043 0320 	orr.w	r3, r3, #32
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b2c      	ldr	r3, [pc, #176]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0320 	and.w	r3, r3, #32
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa4:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a28      	ldr	r2, [pc, #160]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001aaa:	f043 0304 	orr.w	r3, r3, #4
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b26      	ldr	r3, [pc, #152]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abc:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a22      	ldr	r2, [pc, #136]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001ac2:	f043 0308 	orr.w	r3, r3, #8
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b20      	ldr	r3, [pc, #128]	; (8001b4c <MX_GPIO_Init+0xd4>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PowerLEDOut_Pin|MotorCW_Pin|MotorCCW_Pin, GPIO_PIN_RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f248 0130 	movw	r1, #32816	; 0x8030
 8001ada:	481d      	ldr	r0, [pc, #116]	; (8001b50 <MX_GPIO_Init+0xd8>)
 8001adc:	f001 fccc 	bl	8003478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ModeLEDOut_GPIO_Port, ModeLEDOut_Pin, GPIO_PIN_RESET);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ae6:	481b      	ldr	r0, [pc, #108]	; (8001b54 <MX_GPIO_Init+0xdc>)
 8001ae8:	f001 fcc6 	bl	8003478 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : StartStopBtnIn_Pin EditBtnIn_Pin ZeroSetBtnIn_Pin AlarmSilenceBtnIn_Pin */
  GPIO_InitStruct.Pin = StartStopBtnIn_Pin|EditBtnIn_Pin|ZeroSetBtnIn_Pin|AlarmSilenceBtnIn_Pin;
 8001aec:	f247 0304 	movw	r3, #28676	; 0x7004
 8001af0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afa:	f107 0310 	add.w	r3, r7, #16
 8001afe:	4619      	mov	r1, r3
 8001b00:	4813      	ldr	r0, [pc, #76]	; (8001b50 <MX_GPIO_Init+0xd8>)
 8001b02:	f001 fb5f 	bl	80031c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PowerLEDOut_Pin MotorCW_Pin MotorCCW_Pin */
  GPIO_InitStruct.Pin = PowerLEDOut_Pin|MotorCW_Pin|MotorCCW_Pin;
 8001b06:	f248 0330 	movw	r3, #32816	; 0x8030
 8001b0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2302      	movs	r3, #2
 8001b16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480c      	ldr	r0, [pc, #48]	; (8001b50 <MX_GPIO_Init+0xd8>)
 8001b20:	f001 fb50 	bl	80031c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ModeLEDOut_Pin */
  GPIO_InitStruct.Pin = ModeLEDOut_Pin;
 8001b24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b32:	2302      	movs	r3, #2
 8001b34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ModeLEDOut_GPIO_Port, &GPIO_InitStruct);
 8001b36:	f107 0310 	add.w	r3, r7, #16
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4805      	ldr	r0, [pc, #20]	; (8001b54 <MX_GPIO_Init+0xdc>)
 8001b3e:	f001 fb41 	bl	80031c4 <HAL_GPIO_Init>

}
 8001b42:	bf00      	nop
 8001b44:	3720      	adds	r7, #32
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40010c00 	.word	0x40010c00
 8001b54:	40010800 	.word	0x40010800

08001b58 <startMasterTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_startMasterTask */
void startMasterTask(void const * argument)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1000);
 8001b60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b64:	f003 fcd4 	bl	8005510 <osDelay>
 8001b68:	e7fa      	b.n	8001b60 <startMasterTask+0x8>
	...

08001b6c <startMotorRoutine>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startMotorRoutine */
void startMotorRoutine(void const * argument)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startMotorRoutine */
	uint32_t PreviousWakeTime = osKernelSysTick();
 8001b74:	f003 fc64 	bl	8005440 <osKernelSysTick>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60bb      	str	r3, [r7, #8]

	int8_t pwm_step = MOTOR_POSITIVE_PWM_STEP;
 8001b7c:	2364      	movs	r3, #100	; 0x64
 8001b7e:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
	for(;;)
	{
		if (dc_motor.pwm_value == MOTOR_MIN_PWM_PULSE)
 8001b80:	4b21      	ldr	r3, [pc, #132]	; (8001c08 <startMotorRoutine+0x9c>)
 8001b82:	891b      	ldrh	r3, [r3, #8]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d102      	bne.n	8001b8e <startMotorRoutine+0x22>
		{
			pwm_step = MOTOR_POSITIVE_PWM_STEP;
 8001b88:	2364      	movs	r3, #100	; 0x64
 8001b8a:	73fb      	strb	r3, [r7, #15]
 8001b8c:	e006      	b.n	8001b9c <startMotorRoutine+0x30>
		}
		else if (dc_motor.pwm_value == MOTOR_MAX_PWM_PULSE)
 8001b8e:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <startMotorRoutine+0x9c>)
 8001b90:	891b      	ldrh	r3, [r3, #8]
 8001b92:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
 8001b96:	d101      	bne.n	8001b9c <startMotorRoutine+0x30>
		{
			pwm_step = -MOTOR_NEGATIVE_PWM_STEP;
 8001b98:	239c      	movs	r3, #156	; 0x9c
 8001b9a:	73fb      	strb	r3, [r7, #15]
		}

		dc_motor.pwm_value += pwm_step;
 8001b9c:	4b1a      	ldr	r3, [pc, #104]	; (8001c08 <startMotorRoutine+0x9c>)
 8001b9e:	891a      	ldrh	r2, [r3, #8]
 8001ba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	4b17      	ldr	r3, [pc, #92]	; (8001c08 <startMotorRoutine+0x9c>)
 8001bac:	811a      	strh	r2, [r3, #8]

		if (dc_motor.direction_flag == MOTOR_SPIN_CW)
 8001bae:	4b16      	ldr	r3, [pc, #88]	; (8001c08 <startMotorRoutine+0x9c>)
 8001bb0:	7a9b      	ldrb	r3, [r3, #10]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d106      	bne.n	8001bc4 <startMotorRoutine+0x58>
		{
			DCMotorRPMSet(&dc_motor);
 8001bb6:	4814      	ldr	r0, [pc, #80]	; (8001c08 <startMotorRoutine+0x9c>)
 8001bb8:	f7ff fa74 	bl	80010a4 <DCMotorRPMSet>
			dc_motor.direction_flag = MOTOR_SPIN_CW;
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <startMotorRoutine+0x9c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	729a      	strb	r2, [r3, #10]
 8001bc2:	e005      	b.n	8001bd0 <startMotorRoutine+0x64>
		}
		else
		{
			DCMotorRPMSet(&dc_motor);
 8001bc4:	4810      	ldr	r0, [pc, #64]	; (8001c08 <startMotorRoutine+0x9c>)
 8001bc6:	f7ff fa6d 	bl	80010a4 <DCMotorRPMSet>
			dc_motor.direction_flag = MOTOR_SPIN_CW;
 8001bca:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <startMotorRoutine+0x9c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	729a      	strb	r2, [r3, #10]
		}

		uint16_t update_timestep = (pot_controls_a[RESPIRATORY_FREQUENCY_CONTROL].value / 4095) * 1000 + 50;
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <startMotorRoutine+0xa0>)
 8001bd2:	895a      	ldrh	r2, [r3, #10]
 8001bd4:	4b0e      	ldr	r3, [pc, #56]	; (8001c10 <startMotorRoutine+0xa4>)
 8001bd6:	fba3 1302 	umull	r1, r3, r3, r2
 8001bda:	1ad2      	subs	r2, r2, r3
 8001bdc:	0852      	lsrs	r2, r2, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	0adb      	lsrs	r3, r3, #11
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	461a      	mov	r2, r3
 8001be6:	0152      	lsls	r2, r2, #5
 8001be8:	1ad2      	subs	r2, r2, r3
 8001bea:	0092      	lsls	r2, r2, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	3332      	adds	r3, #50	; 0x32
 8001bf4:	81bb      	strh	r3, [r7, #12]
		osDelayUntil(&PreviousWakeTime, update_timestep);
 8001bf6:	89ba      	ldrh	r2, [r7, #12]
 8001bf8:	f107 0308 	add.w	r3, r7, #8
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f003 fc9a 	bl	8005538 <osDelayUntil>
	{
 8001c04:	e7bc      	b.n	8001b80 <startMotorRoutine+0x14>
 8001c06:	bf00      	nop
 8001c08:	20001e28 	.word	0x20001e28
 8001c0c:	20001ec4 	.word	0x20001ec4
 8001c10:	00100101 	.word	0x00100101

08001c14 <startDisplayUpdate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startDisplayUpdate */
void startDisplayUpdate(void const * argument)
{
 8001c14:	b590      	push	{r4, r7, lr}
 8001c16:	b08d      	sub	sp, #52	; 0x34
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startDisplayUpdate */
	char buffer[32];
	uint32_t PreviousWakeTime = osKernelSysTick();
 8001c1c:	f003 fc10 	bl	8005440 <osKernelSysTick>
 8001c20:	4603      	mov	r3, r0
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
	for(;;)
	{

		LCDSetCursorPos(&lcd_display, 0, 0);
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	4831      	ldr	r0, [pc, #196]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001c2a:	f7ff fb99 	bl	8001360 <LCDSetCursorPos>
		sprintf(buffer, "VOL %04lu  PWM %04u", pot_controls_a[TIDAL_VOLUME_CONTROL].value, dc_motor.pwm_value);
 8001c2e:	4b31      	ldr	r3, [pc, #196]	; (8001cf4 <startDisplayUpdate+0xe0>)
 8001c30:	885b      	ldrh	r3, [r3, #2]
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b30      	ldr	r3, [pc, #192]	; (8001cf8 <startDisplayUpdate+0xe4>)
 8001c36:	891b      	ldrh	r3, [r3, #8]
 8001c38:	f107 0010 	add.w	r0, r7, #16
 8001c3c:	492f      	ldr	r1, [pc, #188]	; (8001cfc <startDisplayUpdate+0xe8>)
 8001c3e:	f005 fbc1 	bl	80073c4 <siprintf>
		LCDSendString(&lcd_display, buffer);
 8001c42:	f107 0310 	add.w	r3, r7, #16
 8001c46:	4619      	mov	r1, r3
 8001c48:	4829      	ldr	r0, [pc, #164]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001c4a:	f7ff fc17 	bl	800147c <LCDSendString>

		LCDSetCursorPos(&lcd_display, 1, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2101      	movs	r1, #1
 8001c52:	4827      	ldr	r0, [pc, #156]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001c54:	f7ff fb84 	bl	8001360 <LCDSetCursorPos>
		sprintf(buffer, "I:E %04lu  CNT %04lu", pot_controls_a[I_E_RATIO_CONTROL].value, TIM3->CNT);
 8001c58:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <startDisplayUpdate+0xe0>)
 8001c5a:	88db      	ldrh	r3, [r3, #6]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4b28      	ldr	r3, [pc, #160]	; (8001d00 <startDisplayUpdate+0xec>)
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	f107 0010 	add.w	r0, r7, #16
 8001c66:	4927      	ldr	r1, [pc, #156]	; (8001d04 <startDisplayUpdate+0xf0>)
 8001c68:	f005 fbac 	bl	80073c4 <siprintf>
		LCDSendString(&lcd_display, buffer);
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	4619      	mov	r1, r3
 8001c72:	481f      	ldr	r0, [pc, #124]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001c74:	f7ff fc02 	bl	800147c <LCDSendString>

		LCDSetCursorPos(&lcd_display, 2, 0);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2102      	movs	r1, #2
 8001c7c:	481c      	ldr	r0, [pc, #112]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001c7e:	f7ff fb6f 	bl	8001360 <LCDSetCursorPos>
		sprintf(buffer, "RFQ %04lu  RPM %+04ld", pot_controls_a[RESPIRATORY_FREQUENCY_CONTROL].value, (int32_t) motor_encoder.rpm);
 8001c82:	4b1c      	ldr	r3, [pc, #112]	; (8001cf4 <startDisplayUpdate+0xe0>)
 8001c84:	895b      	ldrh	r3, [r3, #10]
 8001c86:	461c      	mov	r4, r3
 8001c88:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <startDisplayUpdate+0xf4>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff f9cf 	bl	8001030 <__aeabi_f2iz>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f107 0010 	add.w	r0, r7, #16
 8001c98:	4622      	mov	r2, r4
 8001c9a:	491c      	ldr	r1, [pc, #112]	; (8001d0c <startDisplayUpdate+0xf8>)
 8001c9c:	f005 fb92 	bl	80073c4 <siprintf>
		LCDSendString(&lcd_display, buffer);
 8001ca0:	f107 0310 	add.w	r3, r7, #16
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4812      	ldr	r0, [pc, #72]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001ca8:	f7ff fbe8 	bl	800147c <LCDSendString>

		LCDSetCursorPos(&lcd_display, 3, 0);
 8001cac:	2200      	movs	r2, #0
 8001cae:	2103      	movs	r1, #3
 8001cb0:	480f      	ldr	r0, [pc, #60]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001cb2:	f7ff fb55 	bl	8001360 <LCDSetCursorPos>
		sprintf(buffer, "PRS %04lu  TIM %04lu", pot_controls_a[PRESSURE_VALUE_CONTROL].value, HAL_GetTick()/1000);
 8001cb6:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <startDisplayUpdate+0xe0>)
 8001cb8:	89db      	ldrh	r3, [r3, #14]
 8001cba:	461c      	mov	r4, r3
 8001cbc:	f000 fbcc 	bl	8002458 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <startDisplayUpdate+0xfc>)
 8001cc4:	fba3 2302 	umull	r2, r3, r3, r2
 8001cc8:	099b      	lsrs	r3, r3, #6
 8001cca:	f107 0010 	add.w	r0, r7, #16
 8001cce:	4622      	mov	r2, r4
 8001cd0:	4910      	ldr	r1, [pc, #64]	; (8001d14 <startDisplayUpdate+0x100>)
 8001cd2:	f005 fb77 	bl	80073c4 <siprintf>
		LCDSendString(&lcd_display, buffer);
 8001cd6:	f107 0310 	add.w	r3, r7, #16
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4804      	ldr	r0, [pc, #16]	; (8001cf0 <startDisplayUpdate+0xdc>)
 8001cde:	f7ff fbcd 	bl	800147c <LCDSendString>

		LCDSetCursorPos(&lcd_display, 3, 0);
		sprintf(buffer, "PRS %04lu  ", pot_controls_a[PRESSURE_VALUE_CONTROL].value);
		LCDSendString(&lcd_display, buffer);
		*/
		osDelayUntil(&PreviousWakeTime, LCD_DISPLAY_UPDATE_TIMESTEP_MS);
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	210a      	movs	r1, #10
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f003 fc25 	bl	8005538 <osDelayUntil>
		LCDSetCursorPos(&lcd_display, 0, 0);
 8001cee:	e799      	b.n	8001c24 <startDisplayUpdate+0x10>
 8001cf0:	20001da0 	.word	0x20001da0
 8001cf4:	20001ec4 	.word	0x20001ec4
 8001cf8:	20001e28 	.word	0x20001e28
 8001cfc:	08008ca0 	.word	0x08008ca0
 8001d00:	40000400 	.word	0x40000400
 8001d04:	08008cb4 	.word	0x08008cb4
 8001d08:	20001e1c 	.word	0x20001e1c
 8001d0c:	08008ccc 	.word	0x08008ccc
 8001d10:	10624dd3 	.word	0x10624dd3
 8001d14:	08008ce4 	.word	0x08008ce4

08001d18 <startEncoderRPM>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startEncoderRPM */
void startEncoderRPM(void const * argument)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startEncoderRPM */
	uint32_t PreviousWakeTime = osKernelSysTick();
 8001d20:	f003 fb8e 	bl	8005440 <osKernelSysTick>
 8001d24:	4603      	mov	r3, r0
 8001d26:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
	for(;;)
	{
		UpdateEncoderParams(&motor_encoder, TIM3->CNT, RPM_CALCULATE_TIMESTEP_MS);
 8001d28:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <startEncoderRPM+0x2c>)
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2c:	2264      	movs	r2, #100	; 0x64
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4805      	ldr	r0, [pc, #20]	; (8001d48 <startEncoderRPM+0x30>)
 8001d32:	f7ff fa23 	bl	800117c <UpdateEncoderParams>
		osDelayUntil(&PreviousWakeTime, RPM_CALCULATE_TIMESTEP_MS);
 8001d36:	f107 030c 	add.w	r3, r7, #12
 8001d3a:	2164      	movs	r1, #100	; 0x64
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f003 fbfb 	bl	8005538 <osDelayUntil>
		UpdateEncoderParams(&motor_encoder, TIM3->CNT, RPM_CALCULATE_TIMESTEP_MS);
 8001d42:	e7f1      	b.n	8001d28 <startEncoderRPM+0x10>
 8001d44:	40000400 	.word	0x40000400
 8001d48:	20001e1c 	.word	0x20001e1c

08001d4c <startPotUpdate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPotUpdate */
void startPotUpdate(void const * argument)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startPotUpdate */
	uint32_t PreviousWakeTime = osKernelSysTick();
 8001d54:	f003 fb74 	bl	8005440 <osKernelSysTick>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	617b      	str	r3, [r7, #20]
	uint16_t adc_values[TOTAL_CONTROLS_COUNT] = {0,0,0,0};
 8001d5c:	f107 030c 	add.w	r3, r7, #12
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_values, TOTAL_CONTROLS_COUNT);
 8001d66:	f107 030c 	add.w	r3, r7, #12
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	480e      	ldr	r0, [pc, #56]	; (8001da8 <startPotUpdate+0x5c>)
 8001d70:	f000 fc76 	bl	8002660 <HAL_ADC_Start_DMA>
	PotControlsValueUpdate(pot_controls_a, adc_values);
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	4619      	mov	r1, r3
 8001d7a:	480c      	ldr	r0, [pc, #48]	; (8001dac <startPotUpdate+0x60>)
 8001d7c:	f000 f855 	bl	8001e2a <PotControlsValueUpdate>

	/* Infinite loop */
	for(;;)
	{
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_values, TOTAL_CONTROLS_COUNT);
 8001d80:	f107 030c 	add.w	r3, r7, #12
 8001d84:	2204      	movs	r2, #4
 8001d86:	4619      	mov	r1, r3
 8001d88:	4807      	ldr	r0, [pc, #28]	; (8001da8 <startPotUpdate+0x5c>)
 8001d8a:	f000 fc69 	bl	8002660 <HAL_ADC_Start_DMA>
		PotControlsValueUpdate(pot_controls_a, adc_values);
 8001d8e:	f107 030c 	add.w	r3, r7, #12
 8001d92:	4619      	mov	r1, r3
 8001d94:	4805      	ldr	r0, [pc, #20]	; (8001dac <startPotUpdate+0x60>)
 8001d96:	f000 f848 	bl	8001e2a <PotControlsValueUpdate>
		osDelayUntil(&PreviousWakeTime, 100);
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	2164      	movs	r1, #100	; 0x64
 8001da0:	4618      	mov	r0, r3
 8001da2:	f003 fbc9 	bl	8005538 <osDelayUntil>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_values, TOTAL_CONTROLS_COUNT);
 8001da6:	e7eb      	b.n	8001d80 <startPotUpdate+0x34>
 8001da8:	20001dec 	.word	0x20001dec
 8001dac:	20001ec4 	.word	0x20001ec4

08001db0 <startInitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startInitTask */
void startInitTask(void const * argument)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startInitTask */
	osThreadTerminate(initTaskHandle);
 8001db8:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <startInitTask+0x1c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f003 fb9b 	bl	80054f8 <osThreadTerminate>
  /* USER CODE END startInitTask */
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20001ed4 	.word	0x20001ed4

08001dd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de0:	d101      	bne.n	8001de6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001de2:	f000 fb27 	bl	8002434 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <PotControlsInit>:

#include "stm32f1xx_hal.h"
#include "potentiometer_api.h"

void PotControlsInit(Potentiometer_S *pot_array_)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
	pot_array_[TIDAL_VOLUME_CONTROL].rank 				= PIN_A0;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2202      	movs	r2, #2
 8001e06:	701a      	strb	r2, [r3, #0]
	pot_array_[I_E_RATIO_CONTROL].rank 					= PIN_A1;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3304      	adds	r3, #4
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	701a      	strb	r2, [r3, #0]
	pot_array_[RESPIRATORY_FREQUENCY_CONTROL].rank 		= PIN_A2;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3308      	adds	r3, #8
 8001e14:	2200      	movs	r2, #0
 8001e16:	701a      	strb	r2, [r3, #0]
	pot_array_[PRESSURE_VALUE_CONTROL].rank 			= PIN_A3;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	330c      	adds	r3, #12
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	701a      	strb	r2, [r3, #0]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr

08001e2a <PotControlsValueUpdate>:

void PotControlsValueUpdate(Potentiometer_S *pot_array_, uint16_t *adc_values_)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	6039      	str	r1, [r7, #0]
	pot_array_[TIDAL_VOLUME_CONTROL].value 				= adc_values_[pot_array_[TIDAL_VOLUME_CONTROL].rank];
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	881a      	ldrh	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	805a      	strh	r2, [r3, #2]
	pot_array_[I_E_RATIO_CONTROL].value 				= adc_values_[pot_array_[I_E_RATIO_CONTROL].rank];
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3304      	adds	r3, #4
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	441a      	add	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3304      	adds	r3, #4
 8001e54:	8812      	ldrh	r2, [r2, #0]
 8001e56:	805a      	strh	r2, [r3, #2]
	pot_array_[RESPIRATORY_FREQUENCY_CONTROL].value 	= adc_values_[pot_array_[RESPIRATORY_FREQUENCY_CONTROL].rank];
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3308      	adds	r3, #8
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	441a      	add	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3308      	adds	r3, #8
 8001e68:	8812      	ldrh	r2, [r2, #0]
 8001e6a:	805a      	strh	r2, [r3, #2]
	pot_array_[PRESSURE_VALUE_CONTROL].value 			= adc_values_[pot_array_[PRESSURE_VALUE_CONTROL].rank];
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	330c      	adds	r3, #12
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	441a      	add	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	330c      	adds	r3, #12
 8001e7c:	8812      	ldrh	r2, [r2, #0]
 8001e7e:	805a      	strh	r2, [r3, #2]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
	...

08001e8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e92:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_MspInit+0x68>)
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	4a17      	ldr	r2, [pc, #92]	; (8001ef4 <HAL_MspInit+0x68>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6193      	str	r3, [r2, #24]
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <HAL_MspInit+0x68>)
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	60bb      	str	r3, [r7, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <HAL_MspInit+0x68>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	4a11      	ldr	r2, [pc, #68]	; (8001ef4 <HAL_MspInit+0x68>)
 8001eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	61d3      	str	r3, [r2, #28]
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ef4 <HAL_MspInit+0x68>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	210f      	movs	r1, #15
 8001ec6:	f06f 0001 	mvn.w	r0, #1
 8001eca:	f000 ff62 	bl	8002d92 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <HAL_MspInit+0x6c>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	4a04      	ldr	r2, [pc, #16]	; (8001ef8 <HAL_MspInit+0x6c>)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010000 	.word	0x40010000

08001efc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08c      	sub	sp, #48	; 0x30
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0320 	add.w	r3, r7, #32
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a48      	ldr	r2, [pc, #288]	; (8002038 <HAL_ADC_MspInit+0x13c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d14b      	bne.n	8001fb4 <HAL_ADC_MspInit+0xb8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f1c:	4b47      	ldr	r3, [pc, #284]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	4a46      	ldr	r2, [pc, #280]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f26:	6193      	str	r3, [r2, #24]
 8001f28:	4b44      	ldr	r3, [pc, #272]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f34:	4b41      	ldr	r3, [pc, #260]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	4a40      	ldr	r2, [pc, #256]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	6193      	str	r3, [r2, #24]
 8001f40:	4b3e      	ldr	r3, [pc, #248]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	61bb      	str	r3, [r7, #24]
 8001f4a:	69bb      	ldr	r3, [r7, #24]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = VolumePotIn_Pin|IERatioPotIn_Pin|FrequencyPotIn_Pin|PressureLvlPotIn_Pin;
 8001f4c:	230f      	movs	r3, #15
 8001f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f50:	2303      	movs	r3, #3
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4839      	ldr	r0, [pc, #228]	; (8002040 <HAL_ADC_MspInit+0x144>)
 8001f5c:	f001 f932 	bl	80031c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f60:	4b38      	ldr	r3, [pc, #224]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f62:	4a39      	ldr	r2, [pc, #228]	; (8002048 <HAL_ADC_MspInit+0x14c>)
 8001f64:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f66:	4b37      	ldr	r3, [pc, #220]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6c:	4b35      	ldr	r3, [pc, #212]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f72:	4b34      	ldr	r3, [pc, #208]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f74:	2280      	movs	r2, #128	; 0x80
 8001f76:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f78:	4b32      	ldr	r3, [pc, #200]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f7e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f80:	4b30      	ldr	r3, [pc, #192]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f86:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001f88:	4b2e      	ldr	r3, [pc, #184]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001f8e:	4b2d      	ldr	r3, [pc, #180]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f94:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f96:	482b      	ldr	r0, [pc, #172]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001f98:	f000 ff26 	bl	8002de8 <HAL_DMA_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001fa2:	f7ff ff24 	bl	8001dee <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a26      	ldr	r2, [pc, #152]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001faa:	621a      	str	r2, [r3, #32]
 8001fac:	4a25      	ldr	r2, [pc, #148]	; (8002044 <HAL_ADC_MspInit+0x148>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001fb2:	e03c      	b.n	800202e <HAL_ADC_MspInit+0x132>
  else if(hadc->Instance==ADC2)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a24      	ldr	r2, [pc, #144]	; (800204c <HAL_ADC_MspInit+0x150>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d137      	bne.n	800202e <HAL_ADC_MspInit+0x132>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	4a1e      	ldr	r2, [pc, #120]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001fc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fc8:	6193      	str	r3, [r2, #24]
 8001fca:	4b1c      	ldr	r3, [pc, #112]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd2:	617b      	str	r3, [r7, #20]
 8001fd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd6:	4b19      	ldr	r3, [pc, #100]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	4a18      	ldr	r2, [pc, #96]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001fdc:	f043 0304 	orr.w	r3, r3, #4
 8001fe0:	6193      	str	r3, [r2, #24]
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fee:	4b13      	ldr	r3, [pc, #76]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	4a12      	ldr	r2, [pc, #72]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001ff4:	f043 0308 	orr.w	r3, r3, #8
 8001ff8:	6193      	str	r3, [r2, #24]
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <HAL_ADC_MspInit+0x140>)
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PressureSensorIn_Pin|Placeholder_Pin;
 8002006:	2330      	movs	r3, #48	; 0x30
 8002008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800200a:	2303      	movs	r3, #3
 800200c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200e:	f107 0320 	add.w	r3, r7, #32
 8002012:	4619      	mov	r1, r3
 8002014:	480a      	ldr	r0, [pc, #40]	; (8002040 <HAL_ADC_MspInit+0x144>)
 8002016:	f001 f8d5 	bl	80031c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PlaceholderB0_Pin|PlaceholderB1_Pin;
 800201a:	2303      	movs	r3, #3
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800201e:	2303      	movs	r3, #3
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002022:	f107 0320 	add.w	r3, r7, #32
 8002026:	4619      	mov	r1, r3
 8002028:	4809      	ldr	r0, [pc, #36]	; (8002050 <HAL_ADC_MspInit+0x154>)
 800202a:	f001 f8cb 	bl	80031c4 <HAL_GPIO_Init>
}
 800202e:	bf00      	nop
 8002030:	3730      	adds	r7, #48	; 0x30
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40012400 	.word	0x40012400
 800203c:	40021000 	.word	0x40021000
 8002040:	40010800 	.word	0x40010800
 8002044:	20001e34 	.word	0x20001e34
 8002048:	40020008 	.word	0x40020008
 800204c:	40012800 	.word	0x40012800
 8002050:	40010c00 	.word	0x40010c00

08002054 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a16      	ldr	r2, [pc, #88]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d124      	bne.n	80020be <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002074:	4b15      	ldr	r3, [pc, #84]	; (80020cc <HAL_I2C_MspInit+0x78>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	4a14      	ldr	r2, [pc, #80]	; (80020cc <HAL_I2C_MspInit+0x78>)
 800207a:	f043 0308 	orr.w	r3, r3, #8
 800207e:	6193      	str	r3, [r2, #24]
 8002080:	4b12      	ldr	r3, [pc, #72]	; (80020cc <HAL_I2C_MspInit+0x78>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f003 0308 	and.w	r3, r3, #8
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800208c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002090:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002092:	2312      	movs	r3, #18
 8002094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002096:	2303      	movs	r3, #3
 8002098:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209a:	f107 0310 	add.w	r3, r7, #16
 800209e:	4619      	mov	r1, r3
 80020a0:	480b      	ldr	r0, [pc, #44]	; (80020d0 <HAL_I2C_MspInit+0x7c>)
 80020a2:	f001 f88f 	bl	80031c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020a6:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_I2C_MspInit+0x78>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	4a08      	ldr	r2, [pc, #32]	; (80020cc <HAL_I2C_MspInit+0x78>)
 80020ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020b0:	61d3      	str	r3, [r2, #28]
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_I2C_MspInit+0x78>)
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80020be:	bf00      	nop
 80020c0:	3720      	adds	r7, #32
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40005800 	.word	0x40005800
 80020cc:	40021000 	.word	0x40021000
 80020d0:	40010c00 	.word	0x40010c00

080020d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a09      	ldr	r2, [pc, #36]	; (8002108 <HAL_TIM_PWM_MspInit+0x34>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d10b      	bne.n	80020fe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_TIM_PWM_MspInit+0x38>)
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	4a08      	ldr	r2, [pc, #32]	; (800210c <HAL_TIM_PWM_MspInit+0x38>)
 80020ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f0:	6193      	str	r3, [r2, #24]
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <HAL_TIM_PWM_MspInit+0x38>)
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80020fe:	bf00      	nop
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr
 8002108:	40012c00 	.word	0x40012c00
 800210c:	40021000 	.word	0x40021000

08002110 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0310 	add.w	r3, r7, #16
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a15      	ldr	r2, [pc, #84]	; (8002180 <HAL_TIM_Encoder_MspInit+0x70>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d123      	bne.n	8002178 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002130:	4b14      	ldr	r3, [pc, #80]	; (8002184 <HAL_TIM_Encoder_MspInit+0x74>)
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	4a13      	ldr	r2, [pc, #76]	; (8002184 <HAL_TIM_Encoder_MspInit+0x74>)
 8002136:	f043 0302 	orr.w	r3, r3, #2
 800213a:	61d3      	str	r3, [r2, #28]
 800213c:	4b11      	ldr	r3, [pc, #68]	; (8002184 <HAL_TIM_Encoder_MspInit+0x74>)
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002148:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <HAL_TIM_Encoder_MspInit+0x74>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a0d      	ldr	r2, [pc, #52]	; (8002184 <HAL_TIM_Encoder_MspInit+0x74>)
 800214e:	f043 0304 	orr.w	r3, r3, #4
 8002152:	6193      	str	r3, [r2, #24]
 8002154:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_TIM_Encoder_MspInit+0x74>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = MotorEncoderA_Pin|MotorEncoderB_Pin;
 8002160:	23c0      	movs	r3, #192	; 0xc0
 8002162:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800216c:	f107 0310 	add.w	r3, r7, #16
 8002170:	4619      	mov	r1, r3
 8002172:	4805      	ldr	r0, [pc, #20]	; (8002188 <HAL_TIM_Encoder_MspInit+0x78>)
 8002174:	f001 f826 	bl	80031c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002178:	bf00      	nop
 800217a:	3720      	adds	r7, #32
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40000400 	.word	0x40000400
 8002184:	40021000 	.word	0x40021000
 8002188:	40010800 	.word	0x40010800

0800218c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b088      	sub	sp, #32
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	f107 0310 	add.w	r3, r7, #16
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a10      	ldr	r2, [pc, #64]	; (80021e8 <HAL_TIM_MspPostInit+0x5c>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d118      	bne.n	80021de <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ac:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <HAL_TIM_MspPostInit+0x60>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	4a0e      	ldr	r2, [pc, #56]	; (80021ec <HAL_TIM_MspPostInit+0x60>)
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	6193      	str	r3, [r2, #24]
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <HAL_TIM_MspPostInit+0x60>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MotorPWMOut_Pin;
 80021c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MotorPWMOut_GPIO_Port, &GPIO_InitStruct);
 80021d2:	f107 0310 	add.w	r3, r7, #16
 80021d6:	4619      	mov	r1, r3
 80021d8:	4805      	ldr	r0, [pc, #20]	; (80021f0 <HAL_TIM_MspPostInit+0x64>)
 80021da:	f000 fff3 	bl	80031c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021de:	bf00      	nop
 80021e0:	3720      	adds	r7, #32
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40012c00 	.word	0x40012c00
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40010800 	.word	0x40010800

080021f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08c      	sub	sp, #48	; 0x30
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8002204:	2200      	movs	r2, #0
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	201c      	movs	r0, #28
 800220a:	f000 fdc2 	bl	8002d92 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 800220e:	201c      	movs	r0, #28
 8002210:	f000 fddb 	bl	8002dca <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002214:	4b20      	ldr	r3, [pc, #128]	; (8002298 <HAL_InitTick+0xa4>)
 8002216:	69db      	ldr	r3, [r3, #28]
 8002218:	4a1f      	ldr	r2, [pc, #124]	; (8002298 <HAL_InitTick+0xa4>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	61d3      	str	r3, [r2, #28]
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <HAL_InitTick+0xa4>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800222c:	f107 0210 	add.w	r2, r7, #16
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	4611      	mov	r1, r2
 8002236:	4618      	mov	r0, r3
 8002238:	f002 f942 	bl	80044c0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800223c:	f002 f92c 	bl	8004498 <HAL_RCC_GetPCLK1Freq>
 8002240:	4603      	mov	r3, r0
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <HAL_InitTick+0xa8>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	0c9b      	lsrs	r3, r3, #18
 8002250:	3b01      	subs	r3, #1
 8002252:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002254:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <HAL_InitTick+0xac>)
 8002256:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800225a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 800225c:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <HAL_InitTick+0xac>)
 800225e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002262:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002264:	4a0e      	ldr	r2, [pc, #56]	; (80022a0 <HAL_InitTick+0xac>)
 8002266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002268:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800226a:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <HAL_InitTick+0xac>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002270:	4b0b      	ldr	r3, [pc, #44]	; (80022a0 <HAL_InitTick+0xac>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8002276:	480a      	ldr	r0, [pc, #40]	; (80022a0 <HAL_InitTick+0xac>)
 8002278:	f002 fa26 	bl	80046c8 <HAL_TIM_Base_Init>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d104      	bne.n	800228c <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8002282:	4807      	ldr	r0, [pc, #28]	; (80022a0 <HAL_InitTick+0xac>)
 8002284:	f002 fa54 	bl	8004730 <HAL_TIM_Base_Start_IT>
 8002288:	4603      	mov	r3, r0
 800228a:	e000      	b.n	800228e <HAL_InitTick+0x9a>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
}
 800228e:	4618      	mov	r0, r3
 8002290:	3730      	adds	r7, #48	; 0x30
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	431bde83 	.word	0x431bde83
 80022a0:	20001ed8 	.word	0x20001ed8

080022a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022b4:	e7fe      	b.n	80022b4 <HardFault_Handler+0x4>

080022b6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022ba:	e7fe      	b.n	80022ba <MemManage_Handler+0x4>

080022bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <BusFault_Handler+0x4>

080022c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022c6:	e7fe      	b.n	80022c6 <UsageFault_Handler+0x4>

080022c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr

080022d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <DMA1_Channel1_IRQHandler+0x10>)
 80022da:	f000 fe3f 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20001e34 	.word	0x20001e34

080022e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <TIM2_IRQHandler+0x10>)
 80022ee:	f002 fbd0 	bl	8004a92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20001ed8 	.word	0x20001ed8

080022fc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <_sbrk+0x50>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d102      	bne.n	8002312 <_sbrk+0x16>
		heap_end = &end;
 800230c:	4b0f      	ldr	r3, [pc, #60]	; (800234c <_sbrk+0x50>)
 800230e:	4a10      	ldr	r2, [pc, #64]	; (8002350 <_sbrk+0x54>)
 8002310:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002312:	4b0e      	ldr	r3, [pc, #56]	; (800234c <_sbrk+0x50>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002318:	4b0c      	ldr	r3, [pc, #48]	; (800234c <_sbrk+0x50>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4413      	add	r3, r2
 8002320:	466a      	mov	r2, sp
 8002322:	4293      	cmp	r3, r2
 8002324:	d907      	bls.n	8002336 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002326:	f004 fbc1 	bl	8006aac <__errno>
 800232a:	4602      	mov	r2, r0
 800232c:	230c      	movs	r3, #12
 800232e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002330:	f04f 33ff 	mov.w	r3, #4294967295
 8002334:	e006      	b.n	8002344 <_sbrk+0x48>
	}

	heap_end += incr;
 8002336:	4b05      	ldr	r3, [pc, #20]	; (800234c <_sbrk+0x50>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	4a03      	ldr	r2, [pc, #12]	; (800234c <_sbrk+0x50>)
 8002340:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002342:	68fb      	ldr	r3, [r7, #12]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000450 	.word	0x20000450
 8002350:	20001f20 	.word	0x20001f20

08002354 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002358:	4b15      	ldr	r3, [pc, #84]	; (80023b0 <SystemInit+0x5c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a14      	ldr	r2, [pc, #80]	; (80023b0 <SystemInit+0x5c>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002364:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <SystemInit+0x5c>)
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	4911      	ldr	r1, [pc, #68]	; (80023b0 <SystemInit+0x5c>)
 800236a:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <SystemInit+0x60>)
 800236c:	4013      	ands	r3, r2
 800236e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002370:	4b0f      	ldr	r3, [pc, #60]	; (80023b0 <SystemInit+0x5c>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0e      	ldr	r2, [pc, #56]	; (80023b0 <SystemInit+0x5c>)
 8002376:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800237a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800237e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002380:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <SystemInit+0x5c>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a0a      	ldr	r2, [pc, #40]	; (80023b0 <SystemInit+0x5c>)
 8002386:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800238a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800238c:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <SystemInit+0x5c>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	4a07      	ldr	r2, [pc, #28]	; (80023b0 <SystemInit+0x5c>)
 8002392:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002396:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <SystemInit+0x5c>)
 800239a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800239e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80023a0:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <SystemInit+0x64>)
 80023a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023a6:	609a      	str	r2, [r3, #8]
#endif 
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr
 80023b0:	40021000 	.word	0x40021000
 80023b4:	f8ff0000 	.word	0xf8ff0000
 80023b8:	e000ed00 	.word	0xe000ed00

080023bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80023bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80023be:	e003      	b.n	80023c8 <LoopCopyDataInit>

080023c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80023c0:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80023c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80023c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80023c6:	3104      	adds	r1, #4

080023c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80023c8:	480a      	ldr	r0, [pc, #40]	; (80023f4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80023cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80023ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80023d0:	d3f6      	bcc.n	80023c0 <CopyDataInit>
  ldr r2, =_sbss
 80023d2:	4a0a      	ldr	r2, [pc, #40]	; (80023fc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80023d4:	e002      	b.n	80023dc <LoopFillZerobss>

080023d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80023d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80023d8:	f842 3b04 	str.w	r3, [r2], #4

080023dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80023dc:	4b08      	ldr	r3, [pc, #32]	; (8002400 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80023de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80023e0:	d3f9      	bcc.n	80023d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023e2:	f7ff ffb7 	bl	8002354 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023e6:	f004 fb67 	bl	8006ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023ea:	f7ff f85d 	bl	80014a8 <main>
  bx lr
 80023ee:	4770      	bx	lr
  ldr r3, =_sidata
 80023f0:	08008f98 	.word	0x08008f98
  ldr r0, =_sdata
 80023f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80023f8:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 80023fc:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8002400:	20001f20 	.word	0x20001f20

08002404 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002404:	e7fe      	b.n	8002404 <ADC1_2_IRQHandler>
	...

08002408 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <HAL_Init+0x28>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a07      	ldr	r2, [pc, #28]	; (8002430 <HAL_Init+0x28>)
 8002412:	f043 0310 	orr.w	r3, r3, #16
 8002416:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002418:	2003      	movs	r0, #3
 800241a:	f000 fcaf 	bl	8002d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241e:	2000      	movs	r0, #0
 8002420:	f7ff fee8 	bl	80021f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002424:	f7ff fd32 	bl	8001e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40022000 	.word	0x40022000

08002434 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <HAL_IncTick+0x1c>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	4b05      	ldr	r3, [pc, #20]	; (8002454 <HAL_IncTick+0x20>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4413      	add	r3, r2
 8002444:	4a03      	ldr	r2, [pc, #12]	; (8002454 <HAL_IncTick+0x20>)
 8002446:	6013      	str	r3, [r2, #0]
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	20000008 	.word	0x20000008
 8002454:	20001f18 	.word	0x20001f18

08002458 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return uwTick;
 800245c:	4b02      	ldr	r3, [pc, #8]	; (8002468 <HAL_GetTick+0x10>)
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	20001f18 	.word	0x20001f18

0800246c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff fff0 	bl	8002458 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d005      	beq.n	8002492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002486:	4b09      	ldr	r3, [pc, #36]	; (80024ac <HAL_Delay+0x40>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002492:	bf00      	nop
 8002494:	f7ff ffe0 	bl	8002458 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d8f7      	bhi.n	8002494 <HAL_Delay+0x28>
  {
  }
}
 80024a4:	bf00      	nop
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000008 	.word	0x20000008

080024b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e0be      	b.n	8002650 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d109      	bne.n	80024f4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff fd04 	bl	8001efc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 faf7 	bl	8002ae8 <ADC_ConversionStop_Disable>
 80024fa:	4603      	mov	r3, r0
 80024fc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002502:	f003 0310 	and.w	r3, r3, #16
 8002506:	2b00      	cmp	r3, #0
 8002508:	f040 8099 	bne.w	800263e <HAL_ADC_Init+0x18e>
 800250c:	7dfb      	ldrb	r3, [r7, #23]
 800250e:	2b00      	cmp	r3, #0
 8002510:	f040 8095 	bne.w	800263e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002518:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800251c:	f023 0302 	bic.w	r3, r3, #2
 8002520:	f043 0202 	orr.w	r2, r3, #2
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002530:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7b1b      	ldrb	r3, [r3, #12]
 8002536:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002538:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	4313      	orrs	r3, r2
 800253e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002548:	d003      	beq.n	8002552 <HAL_ADC_Init+0xa2>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d102      	bne.n	8002558 <HAL_ADC_Init+0xa8>
 8002552:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002556:	e000      	b.n	800255a <HAL_ADC_Init+0xaa>
 8002558:	2300      	movs	r3, #0
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	7d1b      	ldrb	r3, [r3, #20]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d119      	bne.n	800259c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	7b1b      	ldrb	r3, [r3, #12]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d109      	bne.n	8002584 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	3b01      	subs	r3, #1
 8002576:	035a      	lsls	r2, r3, #13
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	4313      	orrs	r3, r2
 800257c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002580:	613b      	str	r3, [r7, #16]
 8002582:	e00b      	b.n	800259c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	f043 0220 	orr.w	r2, r3, #32
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	f043 0201 	orr.w	r2, r3, #1
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	4b28      	ldr	r3, [pc, #160]	; (8002658 <HAL_ADC_Init+0x1a8>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	68b9      	ldr	r1, [r7, #8]
 80025c0:	430b      	orrs	r3, r1
 80025c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025cc:	d003      	beq.n	80025d6 <HAL_ADC_Init+0x126>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d104      	bne.n	80025e0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	3b01      	subs	r3, #1
 80025dc:	051b      	lsls	r3, r3, #20
 80025de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	4b18      	ldr	r3, [pc, #96]	; (800265c <HAL_ADC_Init+0x1ac>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	429a      	cmp	r2, r3
 8002602:	d10b      	bne.n	800261c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	f023 0303 	bic.w	r3, r3, #3
 8002612:	f043 0201 	orr.w	r2, r3, #1
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800261a:	e018      	b.n	800264e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002620:	f023 0312 	bic.w	r3, r3, #18
 8002624:	f043 0210 	orr.w	r2, r3, #16
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002630:	f043 0201 	orr.w	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800263c:	e007      	b.n	800264e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002642:	f043 0210 	orr.w	r2, r3, #16
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800264e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	ffe1f7fd 	.word	0xffe1f7fd
 800265c:	ff1f0efe 	.word	0xff1f0efe

08002660 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a64      	ldr	r2, [pc, #400]	; (8002808 <HAL_ADC_Start_DMA+0x1a8>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d004      	beq.n	8002684 <HAL_ADC_Start_DMA+0x24>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a63      	ldr	r2, [pc, #396]	; (800280c <HAL_ADC_Start_DMA+0x1ac>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d106      	bne.n	8002692 <HAL_ADC_Start_DMA+0x32>
 8002684:	4b60      	ldr	r3, [pc, #384]	; (8002808 <HAL_ADC_Start_DMA+0x1a8>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800268c:	2b00      	cmp	r3, #0
 800268e:	f040 80b3 	bne.w	80027f8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002698:	2b01      	cmp	r3, #1
 800269a:	d101      	bne.n	80026a0 <HAL_ADC_Start_DMA+0x40>
 800269c:	2302      	movs	r3, #2
 800269e:	e0ae      	b.n	80027fe <HAL_ADC_Start_DMA+0x19e>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f000 f9cb 	bl	8002a44 <ADC_Enable>
 80026ae:	4603      	mov	r3, r0
 80026b0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80026b2:	7dfb      	ldrb	r3, [r7, #23]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	f040 809a 	bne.w	80027ee <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026c2:	f023 0301 	bic.w	r3, r3, #1
 80026c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a4e      	ldr	r2, [pc, #312]	; (800280c <HAL_ADC_Start_DMA+0x1ac>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d105      	bne.n	80026e4 <HAL_ADC_Start_DMA+0x84>
 80026d8:	4b4b      	ldr	r3, [pc, #300]	; (8002808 <HAL_ADC_Start_DMA+0x1a8>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d115      	bne.n	8002710 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d026      	beq.n	800274c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002702:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002706:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800270e:	e01d      	b.n	800274c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002714:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a39      	ldr	r2, [pc, #228]	; (8002808 <HAL_ADC_Start_DMA+0x1a8>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d004      	beq.n	8002730 <HAL_ADC_Start_DMA+0xd0>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a38      	ldr	r2, [pc, #224]	; (800280c <HAL_ADC_Start_DMA+0x1ac>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d10d      	bne.n	800274c <HAL_ADC_Start_DMA+0xec>
 8002730:	4b35      	ldr	r3, [pc, #212]	; (8002808 <HAL_ADC_Start_DMA+0x1a8>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002738:	2b00      	cmp	r3, #0
 800273a:	d007      	beq.n	800274c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002740:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002744:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002750:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d006      	beq.n	8002766 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275c:	f023 0206 	bic.w	r2, r3, #6
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	62da      	str	r2, [r3, #44]	; 0x2c
 8002764:	e002      	b.n	800276c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	4a25      	ldr	r2, [pc, #148]	; (8002810 <HAL_ADC_Start_DMA+0x1b0>)
 800277a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	4a24      	ldr	r2, [pc, #144]	; (8002814 <HAL_ADC_Start_DMA+0x1b4>)
 8002782:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	4a23      	ldr	r2, [pc, #140]	; (8002818 <HAL_ADC_Start_DMA+0x1b8>)
 800278a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f06f 0202 	mvn.w	r2, #2
 8002794:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027a4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6a18      	ldr	r0, [r3, #32]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	334c      	adds	r3, #76	; 0x4c
 80027b0:	4619      	mov	r1, r3
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f000 fb71 	bl	8002e9c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027c8:	d108      	bne.n	80027dc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027d8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027da:	e00f      	b.n	80027fc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027ea:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027ec:	e006      	b.n	80027fc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80027f6:	e001      	b.n	80027fc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3718      	adds	r7, #24
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40012400 	.word	0x40012400
 800280c:	40012800 	.word	0x40012800
 8002810:	08002b5d 	.word	0x08002b5d
 8002814:	08002bd9 	.word	0x08002bd9
 8002818:	08002bf5 	.word	0x08002bf5

0800281c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
	...

08002854 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800285e:	2300      	movs	r3, #0
 8002860:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x20>
 8002870:	2302      	movs	r3, #2
 8002872:	e0dc      	b.n	8002a2e <HAL_ADC_ConfigChannel+0x1da>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	2b06      	cmp	r3, #6
 8002882:	d81c      	bhi.n	80028be <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	3b05      	subs	r3, #5
 8002896:	221f      	movs	r2, #31
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	4019      	ands	r1, r3
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	6818      	ldr	r0, [r3, #0]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	4413      	add	r3, r2
 80028ae:	3b05      	subs	r3, #5
 80028b0:	fa00 f203 	lsl.w	r2, r0, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	635a      	str	r2, [r3, #52]	; 0x34
 80028bc:	e03c      	b.n	8002938 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b0c      	cmp	r3, #12
 80028c4:	d81c      	bhi.n	8002900 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	3b23      	subs	r3, #35	; 0x23
 80028d8:	221f      	movs	r2, #31
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43db      	mvns	r3, r3
 80028e0:	4019      	ands	r1, r3
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	6818      	ldr	r0, [r3, #0]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	4413      	add	r3, r2
 80028f0:	3b23      	subs	r3, #35	; 0x23
 80028f2:	fa00 f203 	lsl.w	r2, r0, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	631a      	str	r2, [r3, #48]	; 0x30
 80028fe:	e01b      	b.n	8002938 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	3b41      	subs	r3, #65	; 0x41
 8002912:	221f      	movs	r2, #31
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	4019      	ands	r1, r3
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4413      	add	r3, r2
 800292a:	3b41      	subs	r3, #65	; 0x41
 800292c:	fa00 f203 	lsl.w	r2, r0, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b09      	cmp	r3, #9
 800293e:	d91c      	bls.n	800297a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68d9      	ldr	r1, [r3, #12]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	3b1e      	subs	r3, #30
 8002952:	2207      	movs	r2, #7
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	4019      	ands	r1, r3
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	6898      	ldr	r0, [r3, #8]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4613      	mov	r3, r2
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	4413      	add	r3, r2
 800296a:	3b1e      	subs	r3, #30
 800296c:	fa00 f203 	lsl.w	r2, r0, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	60da      	str	r2, [r3, #12]
 8002978:	e019      	b.n	80029ae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6919      	ldr	r1, [r3, #16]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	4613      	mov	r3, r2
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4413      	add	r3, r2
 800298a:	2207      	movs	r2, #7
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	4019      	ands	r1, r3
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6898      	ldr	r0, [r3, #8]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	fa00 f203 	lsl.w	r2, r0, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b10      	cmp	r3, #16
 80029b4:	d003      	beq.n	80029be <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029ba:	2b11      	cmp	r3, #17
 80029bc:	d132      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a1d      	ldr	r2, [pc, #116]	; (8002a38 <HAL_ADC_ConfigChannel+0x1e4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d125      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d126      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80029e4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b10      	cmp	r3, #16
 80029ec:	d11a      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029ee:	4b13      	ldr	r3, [pc, #76]	; (8002a3c <HAL_ADC_ConfigChannel+0x1e8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a13      	ldr	r2, [pc, #76]	; (8002a40 <HAL_ADC_ConfigChannel+0x1ec>)
 80029f4:	fba2 2303 	umull	r2, r3, r2, r3
 80029f8:	0c9a      	lsrs	r2, r3, #18
 80029fa:	4613      	mov	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a04:	e002      	b.n	8002a0c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f9      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x1b2>
 8002a12:	e007      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a18:	f043 0220 	orr.w	r2, r3, #32
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3714      	adds	r7, #20
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr
 8002a38:	40012400 	.word	0x40012400
 8002a3c:	20000000 	.word	0x20000000
 8002a40:	431bde83 	.word	0x431bde83

08002a44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d039      	beq.n	8002ad6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f042 0201 	orr.w	r2, r2, #1
 8002a70:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a72:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <ADC_Enable+0x9c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a1b      	ldr	r2, [pc, #108]	; (8002ae4 <ADC_Enable+0xa0>)
 8002a78:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7c:	0c9b      	lsrs	r3, r3, #18
 8002a7e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a80:	e002      	b.n	8002a88 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	3b01      	subs	r3, #1
 8002a86:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d1f9      	bne.n	8002a82 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a8e:	f7ff fce3 	bl	8002458 <HAL_GetTick>
 8002a92:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a94:	e018      	b.n	8002ac8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a96:	f7ff fcdf 	bl	8002458 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d911      	bls.n	8002ac8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa8:	f043 0210 	orr.w	r2, r3, #16
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	f043 0201 	orr.w	r2, r3, #1
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e007      	b.n	8002ad8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d1df      	bne.n	8002a96 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000000 	.word	0x20000000
 8002ae4:	431bde83 	.word	0x431bde83

08002ae8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d127      	bne.n	8002b52 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0201 	bic.w	r2, r2, #1
 8002b10:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b12:	f7ff fca1 	bl	8002458 <HAL_GetTick>
 8002b16:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b18:	e014      	b.n	8002b44 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b1a:	f7ff fc9d 	bl	8002458 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d90d      	bls.n	8002b44 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2c:	f043 0210 	orr.w	r2, r3, #16
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b38:	f043 0201 	orr.w	r2, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e007      	b.n	8002b54 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d0e3      	beq.n	8002b1a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b68:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d127      	bne.n	8002bc6 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002b8c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002b90:	d115      	bne.n	8002bbe <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d111      	bne.n	8002bbe <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002baa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d105      	bne.n	8002bbe <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f7ff fe2c 	bl	800281c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002bc4:	e004      	b.n	8002bd0 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
 8002bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	4798      	blx	r3
}
 8002bd0:	bf00      	nop
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f7ff fe21 	bl	800282e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bec:	bf00      	nop
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c12:	f043 0204 	orr.w	r2, r3, #4
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f7ff fe10 	bl	8002840 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c20:	bf00      	nop
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c38:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c44:	4013      	ands	r3, r2
 8002c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c5a:	4a04      	ldr	r2, [pc, #16]	; (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	60d3      	str	r3, [r2, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c74:	4b04      	ldr	r3, [pc, #16]	; (8002c88 <__NVIC_GetPriorityGrouping+0x18>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	f003 0307 	and.w	r3, r3, #7
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db0b      	blt.n	8002cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	f003 021f 	and.w	r2, r3, #31
 8002ca4:	4906      	ldr	r1, [pc, #24]	; (8002cc0 <__NVIC_EnableIRQ+0x34>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	2001      	movs	r0, #1
 8002cae:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr
 8002cc0:	e000e100 	.word	0xe000e100

08002cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	6039      	str	r1, [r7, #0]
 8002cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	db0a      	blt.n	8002cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	490c      	ldr	r1, [pc, #48]	; (8002d10 <__NVIC_SetPriority+0x4c>)
 8002cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce2:	0112      	lsls	r2, r2, #4
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cec:	e00a      	b.n	8002d04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	4908      	ldr	r1, [pc, #32]	; (8002d14 <__NVIC_SetPriority+0x50>)
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	3b04      	subs	r3, #4
 8002cfc:	0112      	lsls	r2, r2, #4
 8002cfe:	b2d2      	uxtb	r2, r2
 8002d00:	440b      	add	r3, r1
 8002d02:	761a      	strb	r2, [r3, #24]
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	e000e100 	.word	0xe000e100
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b089      	sub	sp, #36	; 0x24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f003 0307 	and.w	r3, r3, #7
 8002d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f1c3 0307 	rsb	r3, r3, #7
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	bf28      	it	cs
 8002d36:	2304      	movcs	r3, #4
 8002d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	2b06      	cmp	r3, #6
 8002d40:	d902      	bls.n	8002d48 <NVIC_EncodePriority+0x30>
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	3b03      	subs	r3, #3
 8002d46:	e000      	b.n	8002d4a <NVIC_EncodePriority+0x32>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	43da      	mvns	r2, r3
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	401a      	ands	r2, r3
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d60:	f04f 31ff 	mov.w	r1, #4294967295
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6a:	43d9      	mvns	r1, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d70:	4313      	orrs	r3, r2
         );
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3724      	adds	r7, #36	; 0x24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff ff4f 	bl	8002c28 <__NVIC_SetPriorityGrouping>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da4:	f7ff ff64 	bl	8002c70 <__NVIC_GetPriorityGrouping>
 8002da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	6978      	ldr	r0, [r7, #20]
 8002db0:	f7ff ffb2 	bl	8002d18 <NVIC_EncodePriority>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff81 	bl	8002cc4 <__NVIC_SetPriority>
}
 8002dc2:	bf00      	nop
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff57 	bl	8002c8c <__NVIC_EnableIRQ>
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e043      	b.n	8002e86 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	461a      	mov	r2, r3
 8002e04:	4b22      	ldr	r3, [pc, #136]	; (8002e90 <HAL_DMA_Init+0xa8>)
 8002e06:	4413      	add	r3, r2
 8002e08:	4a22      	ldr	r2, [pc, #136]	; (8002e94 <HAL_DMA_Init+0xac>)
 8002e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0e:	091b      	lsrs	r3, r3, #4
 8002e10:	009a      	lsls	r2, r3, #2
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a1f      	ldr	r2, [pc, #124]	; (8002e98 <HAL_DMA_Init+0xb0>)
 8002e1a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2202      	movs	r2, #2
 8002e20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e32:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002e36:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68fa      	ldr	r2, [r7, #12]
 8002e6c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	bffdfff8 	.word	0xbffdfff8
 8002e94:	cccccccd 	.word	0xcccccccd
 8002e98:	40020000 	.word	0x40020000

08002e9c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_DMA_Start_IT+0x20>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e04a      	b.n	8002f52 <HAL_DMA_Start_IT+0xb6>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d13a      	bne.n	8002f44 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 f938 	bl	8003168 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 020e 	orr.w	r2, r2, #14
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	e00f      	b.n	8002f32 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0204 	bic.w	r2, r2, #4
 8002f20:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 020a 	orr.w	r2, r2, #10
 8002f30:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0201 	orr.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e005      	b.n	8002f50 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	2204      	movs	r2, #4
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d04f      	beq.n	8003024 <HAL_DMA_IRQHandler+0xc8>
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d04a      	beq.n	8003024 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0320 	and.w	r3, r3, #32
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d107      	bne.n	8002fac <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0204 	bic.w	r2, r2, #4
 8002faa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a66      	ldr	r2, [pc, #408]	; (800314c <HAL_DMA_IRQHandler+0x1f0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d029      	beq.n	800300a <HAL_DMA_IRQHandler+0xae>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a65      	ldr	r2, [pc, #404]	; (8003150 <HAL_DMA_IRQHandler+0x1f4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d022      	beq.n	8003006 <HAL_DMA_IRQHandler+0xaa>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a63      	ldr	r2, [pc, #396]	; (8003154 <HAL_DMA_IRQHandler+0x1f8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d01a      	beq.n	8003000 <HAL_DMA_IRQHandler+0xa4>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a62      	ldr	r2, [pc, #392]	; (8003158 <HAL_DMA_IRQHandler+0x1fc>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d012      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x9e>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a60      	ldr	r2, [pc, #384]	; (800315c <HAL_DMA_IRQHandler+0x200>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d00a      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x98>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a5f      	ldr	r2, [pc, #380]	; (8003160 <HAL_DMA_IRQHandler+0x204>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d102      	bne.n	8002fee <HAL_DMA_IRQHandler+0x92>
 8002fe8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002fec:	e00e      	b.n	800300c <HAL_DMA_IRQHandler+0xb0>
 8002fee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002ff2:	e00b      	b.n	800300c <HAL_DMA_IRQHandler+0xb0>
 8002ff4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ff8:	e008      	b.n	800300c <HAL_DMA_IRQHandler+0xb0>
 8002ffa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ffe:	e005      	b.n	800300c <HAL_DMA_IRQHandler+0xb0>
 8003000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003004:	e002      	b.n	800300c <HAL_DMA_IRQHandler+0xb0>
 8003006:	2340      	movs	r3, #64	; 0x40
 8003008:	e000      	b.n	800300c <HAL_DMA_IRQHandler+0xb0>
 800300a:	2304      	movs	r3, #4
 800300c:	4a55      	ldr	r2, [pc, #340]	; (8003164 <HAL_DMA_IRQHandler+0x208>)
 800300e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 8094 	beq.w	8003142 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003022:	e08e      	b.n	8003142 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	2202      	movs	r2, #2
 800302a:	409a      	lsls	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d056      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x186>
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d051      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0320 	and.w	r3, r3, #32
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10b      	bne.n	8003064 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f022 020a 	bic.w	r2, r2, #10
 800305a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a38      	ldr	r2, [pc, #224]	; (800314c <HAL_DMA_IRQHandler+0x1f0>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d029      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x166>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a37      	ldr	r2, [pc, #220]	; (8003150 <HAL_DMA_IRQHandler+0x1f4>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d022      	beq.n	80030be <HAL_DMA_IRQHandler+0x162>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a35      	ldr	r2, [pc, #212]	; (8003154 <HAL_DMA_IRQHandler+0x1f8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d01a      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x15c>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a34      	ldr	r2, [pc, #208]	; (8003158 <HAL_DMA_IRQHandler+0x1fc>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d012      	beq.n	80030b2 <HAL_DMA_IRQHandler+0x156>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a32      	ldr	r2, [pc, #200]	; (800315c <HAL_DMA_IRQHandler+0x200>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00a      	beq.n	80030ac <HAL_DMA_IRQHandler+0x150>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a31      	ldr	r2, [pc, #196]	; (8003160 <HAL_DMA_IRQHandler+0x204>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d102      	bne.n	80030a6 <HAL_DMA_IRQHandler+0x14a>
 80030a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030a4:	e00e      	b.n	80030c4 <HAL_DMA_IRQHandler+0x168>
 80030a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030aa:	e00b      	b.n	80030c4 <HAL_DMA_IRQHandler+0x168>
 80030ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030b0:	e008      	b.n	80030c4 <HAL_DMA_IRQHandler+0x168>
 80030b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030b6:	e005      	b.n	80030c4 <HAL_DMA_IRQHandler+0x168>
 80030b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030bc:	e002      	b.n	80030c4 <HAL_DMA_IRQHandler+0x168>
 80030be:	2320      	movs	r3, #32
 80030c0:	e000      	b.n	80030c4 <HAL_DMA_IRQHandler+0x168>
 80030c2:	2302      	movs	r3, #2
 80030c4:	4a27      	ldr	r2, [pc, #156]	; (8003164 <HAL_DMA_IRQHandler+0x208>)
 80030c6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d034      	beq.n	8003142 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030e0:	e02f      	b.n	8003142 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e6:	2208      	movs	r2, #8
 80030e8:	409a      	lsls	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4013      	ands	r3, r2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d028      	beq.n	8003144 <HAL_DMA_IRQHandler+0x1e8>
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	f003 0308 	and.w	r3, r3, #8
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d023      	beq.n	8003144 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 020e 	bic.w	r2, r2, #14
 800310a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003114:	2101      	movs	r1, #1
 8003116:	fa01 f202 	lsl.w	r2, r1, r2
 800311a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	2b00      	cmp	r3, #0
 8003138:	d004      	beq.n	8003144 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	4798      	blx	r3
    }
  }
  return;
 8003142:	bf00      	nop
 8003144:	bf00      	nop
}
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40020008 	.word	0x40020008
 8003150:	4002001c 	.word	0x4002001c
 8003154:	40020030 	.word	0x40020030
 8003158:	40020044 	.word	0x40020044
 800315c:	40020058 	.word	0x40020058
 8003160:	4002006c 	.word	0x4002006c
 8003164:	40020000 	.word	0x40020000

08003168 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317e:	2101      	movs	r1, #1
 8003180:	fa01 f202 	lsl.w	r2, r1, r2
 8003184:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b10      	cmp	r3, #16
 8003194:	d108      	bne.n	80031a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031a6:	e007      	b.n	80031b8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	60da      	str	r2, [r3, #12]
}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr
	...

080031c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b08b      	sub	sp, #44	; 0x2c
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031ce:	2300      	movs	r3, #0
 80031d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031d2:	2300      	movs	r3, #0
 80031d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d6:	e127      	b.n	8003428 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031d8:	2201      	movs	r2, #1
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69fa      	ldr	r2, [r7, #28]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	f040 8116 	bne.w	8003422 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2b12      	cmp	r3, #18
 80031fc:	d034      	beq.n	8003268 <HAL_GPIO_Init+0xa4>
 80031fe:	2b12      	cmp	r3, #18
 8003200:	d80d      	bhi.n	800321e <HAL_GPIO_Init+0x5a>
 8003202:	2b02      	cmp	r3, #2
 8003204:	d02b      	beq.n	800325e <HAL_GPIO_Init+0x9a>
 8003206:	2b02      	cmp	r3, #2
 8003208:	d804      	bhi.n	8003214 <HAL_GPIO_Init+0x50>
 800320a:	2b00      	cmp	r3, #0
 800320c:	d031      	beq.n	8003272 <HAL_GPIO_Init+0xae>
 800320e:	2b01      	cmp	r3, #1
 8003210:	d01c      	beq.n	800324c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003212:	e048      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003214:	2b03      	cmp	r3, #3
 8003216:	d043      	beq.n	80032a0 <HAL_GPIO_Init+0xdc>
 8003218:	2b11      	cmp	r3, #17
 800321a:	d01b      	beq.n	8003254 <HAL_GPIO_Init+0x90>
          break;
 800321c:	e043      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800321e:	4a89      	ldr	r2, [pc, #548]	; (8003444 <HAL_GPIO_Init+0x280>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d026      	beq.n	8003272 <HAL_GPIO_Init+0xae>
 8003224:	4a87      	ldr	r2, [pc, #540]	; (8003444 <HAL_GPIO_Init+0x280>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d806      	bhi.n	8003238 <HAL_GPIO_Init+0x74>
 800322a:	4a87      	ldr	r2, [pc, #540]	; (8003448 <HAL_GPIO_Init+0x284>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d020      	beq.n	8003272 <HAL_GPIO_Init+0xae>
 8003230:	4a86      	ldr	r2, [pc, #536]	; (800344c <HAL_GPIO_Init+0x288>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d01d      	beq.n	8003272 <HAL_GPIO_Init+0xae>
          break;
 8003236:	e036      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003238:	4a85      	ldr	r2, [pc, #532]	; (8003450 <HAL_GPIO_Init+0x28c>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d019      	beq.n	8003272 <HAL_GPIO_Init+0xae>
 800323e:	4a85      	ldr	r2, [pc, #532]	; (8003454 <HAL_GPIO_Init+0x290>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d016      	beq.n	8003272 <HAL_GPIO_Init+0xae>
 8003244:	4a84      	ldr	r2, [pc, #528]	; (8003458 <HAL_GPIO_Init+0x294>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d013      	beq.n	8003272 <HAL_GPIO_Init+0xae>
          break;
 800324a:	e02c      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	623b      	str	r3, [r7, #32]
          break;
 8003252:	e028      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	3304      	adds	r3, #4
 800325a:	623b      	str	r3, [r7, #32]
          break;
 800325c:	e023      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	3308      	adds	r3, #8
 8003264:	623b      	str	r3, [r7, #32]
          break;
 8003266:	e01e      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	330c      	adds	r3, #12
 800326e:	623b      	str	r3, [r7, #32]
          break;
 8003270:	e019      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d102      	bne.n	8003280 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800327a:	2304      	movs	r3, #4
 800327c:	623b      	str	r3, [r7, #32]
          break;
 800327e:	e012      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d105      	bne.n	8003294 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003288:	2308      	movs	r3, #8
 800328a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69fa      	ldr	r2, [r7, #28]
 8003290:	611a      	str	r2, [r3, #16]
          break;
 8003292:	e008      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003294:	2308      	movs	r3, #8
 8003296:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	615a      	str	r2, [r3, #20]
          break;
 800329e:	e002      	b.n	80032a6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032a0:	2300      	movs	r3, #0
 80032a2:	623b      	str	r3, [r7, #32]
          break;
 80032a4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	2bff      	cmp	r3, #255	; 0xff
 80032aa:	d801      	bhi.n	80032b0 <HAL_GPIO_Init+0xec>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	e001      	b.n	80032b4 <HAL_GPIO_Init+0xf0>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3304      	adds	r3, #4
 80032b4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	2bff      	cmp	r3, #255	; 0xff
 80032ba:	d802      	bhi.n	80032c2 <HAL_GPIO_Init+0xfe>
 80032bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	e002      	b.n	80032c8 <HAL_GPIO_Init+0x104>
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	3b08      	subs	r3, #8
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	210f      	movs	r1, #15
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	fa01 f303 	lsl.w	r3, r1, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	401a      	ands	r2, r3
 80032da:	6a39      	ldr	r1, [r7, #32]
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	fa01 f303 	lsl.w	r3, r1, r3
 80032e2:	431a      	orrs	r2, r3
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	f000 8096 	beq.w	8003422 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032f6:	4b59      	ldr	r3, [pc, #356]	; (800345c <HAL_GPIO_Init+0x298>)
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	4a58      	ldr	r2, [pc, #352]	; (800345c <HAL_GPIO_Init+0x298>)
 80032fc:	f043 0301 	orr.w	r3, r3, #1
 8003300:	6193      	str	r3, [r2, #24]
 8003302:	4b56      	ldr	r3, [pc, #344]	; (800345c <HAL_GPIO_Init+0x298>)
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	60bb      	str	r3, [r7, #8]
 800330c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800330e:	4a54      	ldr	r2, [pc, #336]	; (8003460 <HAL_GPIO_Init+0x29c>)
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	3302      	adds	r3, #2
 8003316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800331a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800331c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	220f      	movs	r2, #15
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43db      	mvns	r3, r3
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4013      	ands	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4b      	ldr	r2, [pc, #300]	; (8003464 <HAL_GPIO_Init+0x2a0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d013      	beq.n	8003362 <HAL_GPIO_Init+0x19e>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4a      	ldr	r2, [pc, #296]	; (8003468 <HAL_GPIO_Init+0x2a4>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d00d      	beq.n	800335e <HAL_GPIO_Init+0x19a>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a49      	ldr	r2, [pc, #292]	; (800346c <HAL_GPIO_Init+0x2a8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d007      	beq.n	800335a <HAL_GPIO_Init+0x196>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a48      	ldr	r2, [pc, #288]	; (8003470 <HAL_GPIO_Init+0x2ac>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d101      	bne.n	8003356 <HAL_GPIO_Init+0x192>
 8003352:	2303      	movs	r3, #3
 8003354:	e006      	b.n	8003364 <HAL_GPIO_Init+0x1a0>
 8003356:	2304      	movs	r3, #4
 8003358:	e004      	b.n	8003364 <HAL_GPIO_Init+0x1a0>
 800335a:	2302      	movs	r3, #2
 800335c:	e002      	b.n	8003364 <HAL_GPIO_Init+0x1a0>
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <HAL_GPIO_Init+0x1a0>
 8003362:	2300      	movs	r3, #0
 8003364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003366:	f002 0203 	and.w	r2, r2, #3
 800336a:	0092      	lsls	r2, r2, #2
 800336c:	4093      	lsls	r3, r2
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4313      	orrs	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003374:	493a      	ldr	r1, [pc, #232]	; (8003460 <HAL_GPIO_Init+0x29c>)
 8003376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003378:	089b      	lsrs	r3, r3, #2
 800337a:	3302      	adds	r3, #2
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d006      	beq.n	800339c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800338e:	4b39      	ldr	r3, [pc, #228]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	4938      	ldr	r1, [pc, #224]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	4313      	orrs	r3, r2
 8003398:	600b      	str	r3, [r1, #0]
 800339a:	e006      	b.n	80033aa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800339c:	4b35      	ldr	r3, [pc, #212]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	4933      	ldr	r1, [pc, #204]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033b6:	4b2f      	ldr	r3, [pc, #188]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	492e      	ldr	r1, [pc, #184]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	4313      	orrs	r3, r2
 80033c0:	604b      	str	r3, [r1, #4]
 80033c2:	e006      	b.n	80033d2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033c4:	4b2b      	ldr	r3, [pc, #172]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	43db      	mvns	r3, r3
 80033cc:	4929      	ldr	r1, [pc, #164]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d006      	beq.n	80033ec <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033de:	4b25      	ldr	r3, [pc, #148]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	4924      	ldr	r1, [pc, #144]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	608b      	str	r3, [r1, #8]
 80033ea:	e006      	b.n	80033fa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033ec:	4b21      	ldr	r3, [pc, #132]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	491f      	ldr	r1, [pc, #124]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d006      	beq.n	8003414 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003406:	4b1b      	ldr	r3, [pc, #108]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	491a      	ldr	r1, [pc, #104]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	4313      	orrs	r3, r2
 8003410:	60cb      	str	r3, [r1, #12]
 8003412:	e006      	b.n	8003422 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003414:	4b17      	ldr	r3, [pc, #92]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 8003416:	68da      	ldr	r2, [r3, #12]
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	43db      	mvns	r3, r3
 800341c:	4915      	ldr	r1, [pc, #84]	; (8003474 <HAL_GPIO_Init+0x2b0>)
 800341e:	4013      	ands	r3, r2
 8003420:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003424:	3301      	adds	r3, #1
 8003426:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	fa22 f303 	lsr.w	r3, r2, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	f47f aed0 	bne.w	80031d8 <HAL_GPIO_Init+0x14>
  }
}
 8003438:	bf00      	nop
 800343a:	372c      	adds	r7, #44	; 0x2c
 800343c:	46bd      	mov	sp, r7
 800343e:	bc80      	pop	{r7}
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	10210000 	.word	0x10210000
 8003448:	10110000 	.word	0x10110000
 800344c:	10120000 	.word	0x10120000
 8003450:	10310000 	.word	0x10310000
 8003454:	10320000 	.word	0x10320000
 8003458:	10220000 	.word	0x10220000
 800345c:	40021000 	.word	0x40021000
 8003460:	40010000 	.word	0x40010000
 8003464:	40010800 	.word	0x40010800
 8003468:	40010c00 	.word	0x40010c00
 800346c:	40011000 	.word	0x40011000
 8003470:	40011400 	.word	0x40011400
 8003474:	40010400 	.word	0x40010400

08003478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	807b      	strh	r3, [r7, #2]
 8003484:	4613      	mov	r3, r2
 8003486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003488:	787b      	ldrb	r3, [r7, #1]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003494:	e003      	b.n	800349e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003496:	887b      	ldrh	r3, [r7, #2]
 8003498:	041a      	lsls	r2, r3, #16
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	611a      	str	r2, [r3, #16]
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr

080034a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e10f      	b.n	80036da <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d106      	bne.n	80034d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7fe fdc0 	bl	8002054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2224      	movs	r2, #36	; 0x24
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034ec:	f000 ffd4 	bl	8004498 <HAL_RCC_GetPCLK1Freq>
 80034f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	4a7b      	ldr	r2, [pc, #492]	; (80036e4 <HAL_I2C_Init+0x23c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d807      	bhi.n	800350c <HAL_I2C_Init+0x64>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4a7a      	ldr	r2, [pc, #488]	; (80036e8 <HAL_I2C_Init+0x240>)
 8003500:	4293      	cmp	r3, r2
 8003502:	bf94      	ite	ls
 8003504:	2301      	movls	r3, #1
 8003506:	2300      	movhi	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	e006      	b.n	800351a <HAL_I2C_Init+0x72>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4a77      	ldr	r2, [pc, #476]	; (80036ec <HAL_I2C_Init+0x244>)
 8003510:	4293      	cmp	r3, r2
 8003512:	bf94      	ite	ls
 8003514:	2301      	movls	r3, #1
 8003516:	2300      	movhi	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e0db      	b.n	80036da <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	4a72      	ldr	r2, [pc, #456]	; (80036f0 <HAL_I2C_Init+0x248>)
 8003526:	fba2 2303 	umull	r2, r3, r2, r3
 800352a:	0c9b      	lsrs	r3, r3, #18
 800352c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	430a      	orrs	r2, r1
 8003540:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	4a64      	ldr	r2, [pc, #400]	; (80036e4 <HAL_I2C_Init+0x23c>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d802      	bhi.n	800355c <HAL_I2C_Init+0xb4>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	3301      	adds	r3, #1
 800355a:	e009      	b.n	8003570 <HAL_I2C_Init+0xc8>
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003562:	fb02 f303 	mul.w	r3, r2, r3
 8003566:	4a63      	ldr	r2, [pc, #396]	; (80036f4 <HAL_I2C_Init+0x24c>)
 8003568:	fba2 2303 	umull	r2, r3, r2, r3
 800356c:	099b      	lsrs	r3, r3, #6
 800356e:	3301      	adds	r3, #1
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	430b      	orrs	r3, r1
 8003576:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003582:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	4956      	ldr	r1, [pc, #344]	; (80036e4 <HAL_I2C_Init+0x23c>)
 800358c:	428b      	cmp	r3, r1
 800358e:	d80d      	bhi.n	80035ac <HAL_I2C_Init+0x104>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	1e59      	subs	r1, r3, #1
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	fbb1 f3f3 	udiv	r3, r1, r3
 800359e:	3301      	adds	r3, #1
 80035a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035a4:	2b04      	cmp	r3, #4
 80035a6:	bf38      	it	cc
 80035a8:	2304      	movcc	r3, #4
 80035aa:	e04f      	b.n	800364c <HAL_I2C_Init+0x1a4>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d111      	bne.n	80035d8 <HAL_I2C_Init+0x130>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1e58      	subs	r0, r3, #1
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6859      	ldr	r1, [r3, #4]
 80035bc:	460b      	mov	r3, r1
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	440b      	add	r3, r1
 80035c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035c6:	3301      	adds	r3, #1
 80035c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	bf0c      	ite	eq
 80035d0:	2301      	moveq	r3, #1
 80035d2:	2300      	movne	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	e012      	b.n	80035fe <HAL_I2C_Init+0x156>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	1e58      	subs	r0, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6859      	ldr	r1, [r3, #4]
 80035e0:	460b      	mov	r3, r1
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	0099      	lsls	r1, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ee:	3301      	adds	r3, #1
 80035f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <HAL_I2C_Init+0x15e>
 8003602:	2301      	movs	r3, #1
 8003604:	e022      	b.n	800364c <HAL_I2C_Init+0x1a4>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10e      	bne.n	800362c <HAL_I2C_Init+0x184>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	1e58      	subs	r0, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6859      	ldr	r1, [r3, #4]
 8003616:	460b      	mov	r3, r1
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	440b      	add	r3, r1
 800361c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003620:	3301      	adds	r3, #1
 8003622:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800362a:	e00f      	b.n	800364c <HAL_I2C_Init+0x1a4>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	1e58      	subs	r0, r3, #1
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6859      	ldr	r1, [r3, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	0099      	lsls	r1, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003648:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	6809      	ldr	r1, [r1, #0]
 8003650:	4313      	orrs	r3, r2
 8003652:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69da      	ldr	r2, [r3, #28]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	431a      	orrs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800367a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6911      	ldr	r1, [r2, #16]
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	68d2      	ldr	r2, [r2, #12]
 8003686:	4311      	orrs	r1, r2
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	430b      	orrs	r3, r1
 800368e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695a      	ldr	r2, [r3, #20]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f042 0201 	orr.w	r2, r2, #1
 80036ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	000186a0 	.word	0x000186a0
 80036e8:	001e847f 	.word	0x001e847f
 80036ec:	003d08ff 	.word	0x003d08ff
 80036f0:	431bde83 	.word	0x431bde83
 80036f4:	10624dd3 	.word	0x10624dd3

080036f8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b088      	sub	sp, #32
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	607a      	str	r2, [r7, #4]
 8003702:	461a      	mov	r2, r3
 8003704:	460b      	mov	r3, r1
 8003706:	817b      	strh	r3, [r7, #10]
 8003708:	4613      	mov	r3, r2
 800370a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800370c:	f7fe fea4 	bl	8002458 <HAL_GetTick>
 8003710:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b20      	cmp	r3, #32
 800371c:	f040 80e0 	bne.w	80038e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	2319      	movs	r3, #25
 8003726:	2201      	movs	r2, #1
 8003728:	4970      	ldr	r1, [pc, #448]	; (80038ec <HAL_I2C_Master_Transmit+0x1f4>)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f958 	bl	80039e0 <I2C_WaitOnFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003736:	2302      	movs	r3, #2
 8003738:	e0d3      	b.n	80038e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_I2C_Master_Transmit+0x50>
 8003744:	2302      	movs	r3, #2
 8003746:	e0cc      	b.n	80038e2 <HAL_I2C_Master_Transmit+0x1ea>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b01      	cmp	r3, #1
 800375c:	d007      	beq.n	800376e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f042 0201 	orr.w	r2, r2, #1
 800376c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800377c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2221      	movs	r2, #33	; 0x21
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2210      	movs	r2, #16
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	893a      	ldrh	r2, [r7, #8]
 800379e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4a50      	ldr	r2, [pc, #320]	; (80038f0 <HAL_I2C_Master_Transmit+0x1f8>)
 80037ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80037b0:	8979      	ldrh	r1, [r7, #10]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	6a3a      	ldr	r2, [r7, #32]
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 f89c 	bl	80038f4 <I2C_MasterRequestWrite>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e08d      	b.n	80038e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c6:	2300      	movs	r3, #0
 80037c8:	613b      	str	r3, [r7, #16]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80037dc:	e066      	b.n	80038ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	6a39      	ldr	r1, [r7, #32]
 80037e2:	68f8      	ldr	r0, [r7, #12]
 80037e4:	f000 f9d2 	bl	8003b8c <I2C_WaitOnTXEFlagUntilTimeout>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00d      	beq.n	800380a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d107      	bne.n	8003806 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003804:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e06b      	b.n	80038e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	781a      	ldrb	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003824:	b29b      	uxth	r3, r3
 8003826:	3b01      	subs	r3, #1
 8003828:	b29a      	uxth	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b04      	cmp	r3, #4
 8003846:	d11b      	bne.n	8003880 <HAL_I2C_Master_Transmit+0x188>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384c:	2b00      	cmp	r3, #0
 800384e:	d017      	beq.n	8003880 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	781a      	ldrb	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003860:	1c5a      	adds	r2, r3, #1
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003880:	697a      	ldr	r2, [r7, #20]
 8003882:	6a39      	ldr	r1, [r7, #32]
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 f9c2 	bl	8003c0e <I2C_WaitOnBTFFlagUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00d      	beq.n	80038ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	2b04      	cmp	r3, #4
 8003896:	d107      	bne.n	80038a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e01a      	b.n	80038e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d194      	bne.n	80037de <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	e000      	b.n	80038e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80038e0:	2302      	movs	r3, #2
  }
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	00100002 	.word	0x00100002
 80038f0:	ffff0000 	.word	0xffff0000

080038f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b088      	sub	sp, #32
 80038f8:	af02      	add	r7, sp, #8
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	607a      	str	r2, [r7, #4]
 80038fe:	603b      	str	r3, [r7, #0]
 8003900:	460b      	mov	r3, r1
 8003902:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003908:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2b08      	cmp	r3, #8
 800390e:	d006      	beq.n	800391e <I2C_MasterRequestWrite+0x2a>
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d003      	beq.n	800391e <I2C_MasterRequestWrite+0x2a>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800391c:	d108      	bne.n	8003930 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	e00b      	b.n	8003948 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003934:	2b12      	cmp	r3, #18
 8003936:	d107      	bne.n	8003948 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003946:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 f843 	bl	80039e0 <I2C_WaitOnFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e035      	b.n	80039d0 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800396c:	d108      	bne.n	8003980 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800396e:	897b      	ldrh	r3, [r7, #10]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800397c:	611a      	str	r2, [r3, #16]
 800397e:	e01b      	b.n	80039b8 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003980:	897b      	ldrh	r3, [r7, #10]
 8003982:	11db      	asrs	r3, r3, #7
 8003984:	b2db      	uxtb	r3, r3
 8003986:	f003 0306 	and.w	r3, r3, #6
 800398a:	b2db      	uxtb	r3, r3
 800398c:	f063 030f 	orn	r3, r3, #15
 8003990:	b2da      	uxtb	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	490e      	ldr	r1, [pc, #56]	; (80039d8 <I2C_MasterRequestWrite+0xe4>)
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f875 	bl	8003a8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e010      	b.n	80039d0 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039ae:	897b      	ldrh	r3, [r7, #10]
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	4907      	ldr	r1, [pc, #28]	; (80039dc <I2C_MasterRequestWrite+0xe8>)
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f000 f865 	bl	8003a8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e000      	b.n	80039d0 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	00010008 	.word	0x00010008
 80039dc:	00010002 	.word	0x00010002

080039e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	603b      	str	r3, [r7, #0]
 80039ec:	4613      	mov	r3, r2
 80039ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039f0:	e025      	b.n	8003a3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d021      	beq.n	8003a3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fa:	f7fe fd2d 	bl	8002458 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d302      	bcc.n	8003a10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d116      	bne.n	8003a3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f043 0220 	orr.w	r2, r3, #32
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e023      	b.n	8003a86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	0c1b      	lsrs	r3, r3, #16
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d10d      	bne.n	8003a64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	43da      	mvns	r2, r3
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	4013      	ands	r3, r2
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	bf0c      	ite	eq
 8003a5a:	2301      	moveq	r3, #1
 8003a5c:	2300      	movne	r3, #0
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	461a      	mov	r2, r3
 8003a62:	e00c      	b.n	8003a7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	43da      	mvns	r2, r3
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	4013      	ands	r3, r2
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bf0c      	ite	eq
 8003a76:	2301      	moveq	r3, #1
 8003a78:	2300      	movne	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	79fb      	ldrb	r3, [r7, #7]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d0b6      	beq.n	80039f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b084      	sub	sp, #16
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	60f8      	str	r0, [r7, #12]
 8003a96:	60b9      	str	r1, [r7, #8]
 8003a98:	607a      	str	r2, [r7, #4]
 8003a9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a9c:	e051      	b.n	8003b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aac:	d123      	bne.n	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003abc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ac6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	f043 0204 	orr.w	r2, r3, #4
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e046      	b.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003afc:	d021      	beq.n	8003b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afe:	f7fe fcab 	bl	8002458 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d302      	bcc.n	8003b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d116      	bne.n	8003b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2220      	movs	r2, #32
 8003b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	f043 0220 	orr.w	r2, r3, #32
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e020      	b.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	0c1b      	lsrs	r3, r3, #16
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d10c      	bne.n	8003b66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	43da      	mvns	r2, r3
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	4013      	ands	r3, r2
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	bf14      	ite	ne
 8003b5e:	2301      	movne	r3, #1
 8003b60:	2300      	moveq	r3, #0
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	e00b      	b.n	8003b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	43da      	mvns	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4013      	ands	r3, r2
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf14      	ite	ne
 8003b78:	2301      	movne	r3, #1
 8003b7a:	2300      	moveq	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d18d      	bne.n	8003a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b98:	e02d      	b.n	8003bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f878 	bl	8003c90 <I2C_IsAcknowledgeFailed>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e02d      	b.n	8003c06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb0:	d021      	beq.n	8003bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb2:	f7fe fc51 	bl	8002458 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d302      	bcc.n	8003bc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d116      	bne.n	8003bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f043 0220 	orr.w	r2, r3, #32
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e007      	b.n	8003c06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c00:	2b80      	cmp	r3, #128	; 0x80
 8003c02:	d1ca      	bne.n	8003b9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b084      	sub	sp, #16
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	60f8      	str	r0, [r7, #12]
 8003c16:	60b9      	str	r1, [r7, #8]
 8003c18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c1a:	e02d      	b.n	8003c78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 f837 	bl	8003c90 <I2C_IsAcknowledgeFailed>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e02d      	b.n	8003c88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c32:	d021      	beq.n	8003c78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c34:	f7fe fc10 	bl	8002458 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d302      	bcc.n	8003c4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d116      	bne.n	8003c78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c64:	f043 0220 	orr.w	r2, r3, #32
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e007      	b.n	8003c88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	d1ca      	bne.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ca6:	d11b      	bne.n	8003ce0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cb0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ccc:	f043 0204 	orr.w	r2, r3, #4
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e000      	b.n	8003ce2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr

08003cec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e26c      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 8087 	beq.w	8003e1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d0c:	4b92      	ldr	r3, [pc, #584]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 030c 	and.w	r3, r3, #12
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d00c      	beq.n	8003d32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d18:	4b8f      	ldr	r3, [pc, #572]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 030c 	and.w	r3, r3, #12
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d112      	bne.n	8003d4a <HAL_RCC_OscConfig+0x5e>
 8003d24:	4b8c      	ldr	r3, [pc, #560]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d30:	d10b      	bne.n	8003d4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d32:	4b89      	ldr	r3, [pc, #548]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d06c      	beq.n	8003e18 <HAL_RCC_OscConfig+0x12c>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d168      	bne.n	8003e18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e246      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d52:	d106      	bne.n	8003d62 <HAL_RCC_OscConfig+0x76>
 8003d54:	4b80      	ldr	r3, [pc, #512]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a7f      	ldr	r2, [pc, #508]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d5e:	6013      	str	r3, [r2, #0]
 8003d60:	e02e      	b.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10c      	bne.n	8003d84 <HAL_RCC_OscConfig+0x98>
 8003d6a:	4b7b      	ldr	r3, [pc, #492]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a7a      	ldr	r2, [pc, #488]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4b78      	ldr	r3, [pc, #480]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a77      	ldr	r2, [pc, #476]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e01d      	b.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d8c:	d10c      	bne.n	8003da8 <HAL_RCC_OscConfig+0xbc>
 8003d8e:	4b72      	ldr	r3, [pc, #456]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a71      	ldr	r2, [pc, #452]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	4b6f      	ldr	r3, [pc, #444]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a6e      	ldr	r2, [pc, #440]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	e00b      	b.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
 8003da8:	4b6b      	ldr	r3, [pc, #428]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a6a      	ldr	r2, [pc, #424]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	4b68      	ldr	r3, [pc, #416]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a67      	ldr	r2, [pc, #412]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d013      	beq.n	8003df0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc8:	f7fe fb46 	bl	8002458 <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd0:	f7fe fb42 	bl	8002458 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b64      	cmp	r3, #100	; 0x64
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e1fa      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de2:	4b5d      	ldr	r3, [pc, #372]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0f0      	beq.n	8003dd0 <HAL_RCC_OscConfig+0xe4>
 8003dee:	e014      	b.n	8003e1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df0:	f7fe fb32 	bl	8002458 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fe fb2e 	bl	8002458 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	; 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e1e6      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0a:	4b53      	ldr	r3, [pc, #332]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f0      	bne.n	8003df8 <HAL_RCC_OscConfig+0x10c>
 8003e16:	e000      	b.n	8003e1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d063      	beq.n	8003eee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e26:	4b4c      	ldr	r3, [pc, #304]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e32:	4b49      	ldr	r3, [pc, #292]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	2b08      	cmp	r3, #8
 8003e3c:	d11c      	bne.n	8003e78 <HAL_RCC_OscConfig+0x18c>
 8003e3e:	4b46      	ldr	r3, [pc, #280]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d116      	bne.n	8003e78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4a:	4b43      	ldr	r3, [pc, #268]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_RCC_OscConfig+0x176>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d001      	beq.n	8003e62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e1ba      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e62:	4b3d      	ldr	r3, [pc, #244]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	4939      	ldr	r1, [pc, #228]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e76:	e03a      	b.n	8003eee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d020      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e80:	4b36      	ldr	r3, [pc, #216]	; (8003f5c <HAL_RCC_OscConfig+0x270>)
 8003e82:	2201      	movs	r2, #1
 8003e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e86:	f7fe fae7 	bl	8002458 <HAL_GetTick>
 8003e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8c:	e008      	b.n	8003ea0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e8e:	f7fe fae3 	bl	8002458 <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e19b      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea0:	4b2d      	ldr	r3, [pc, #180]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0f0      	beq.n	8003e8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eac:	4b2a      	ldr	r3, [pc, #168]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	00db      	lsls	r3, r3, #3
 8003eba:	4927      	ldr	r1, [pc, #156]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	600b      	str	r3, [r1, #0]
 8003ec0:	e015      	b.n	8003eee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ec2:	4b26      	ldr	r3, [pc, #152]	; (8003f5c <HAL_RCC_OscConfig+0x270>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fac6 	bl	8002458 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed0:	f7fe fac2 	bl	8002458 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e17a      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ee2:	4b1d      	ldr	r3, [pc, #116]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d03a      	beq.n	8003f70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d019      	beq.n	8003f36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f02:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <HAL_RCC_OscConfig+0x274>)
 8003f04:	2201      	movs	r2, #1
 8003f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f08:	f7fe faa6 	bl	8002458 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f10:	f7fe faa2 	bl	8002458 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e15a      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f22:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0f0      	beq.n	8003f10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f2e:	2001      	movs	r0, #1
 8003f30:	f000 faf6 	bl	8004520 <RCC_Delay>
 8003f34:	e01c      	b.n	8003f70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f36:	4b0a      	ldr	r3, [pc, #40]	; (8003f60 <HAL_RCC_OscConfig+0x274>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3c:	f7fe fa8c 	bl	8002458 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f42:	e00f      	b.n	8003f64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f44:	f7fe fa88 	bl	8002458 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d908      	bls.n	8003f64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e140      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	42420000 	.word	0x42420000
 8003f60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f64:	4b9e      	ldr	r3, [pc, #632]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1e9      	bne.n	8003f44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80a6 	beq.w	80040ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f82:	4b97      	ldr	r3, [pc, #604]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10d      	bne.n	8003faa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f8e:	4b94      	ldr	r3, [pc, #592]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	4a93      	ldr	r2, [pc, #588]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f98:	61d3      	str	r3, [r2, #28]
 8003f9a:	4b91      	ldr	r3, [pc, #580]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003faa:	4b8e      	ldr	r3, [pc, #568]	; (80041e4 <HAL_RCC_OscConfig+0x4f8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d118      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb6:	4b8b      	ldr	r3, [pc, #556]	; (80041e4 <HAL_RCC_OscConfig+0x4f8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a8a      	ldr	r2, [pc, #552]	; (80041e4 <HAL_RCC_OscConfig+0x4f8>)
 8003fbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fc2:	f7fe fa49 	bl	8002458 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fca:	f7fe fa45 	bl	8002458 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b64      	cmp	r3, #100	; 0x64
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e0fd      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fdc:	4b81      	ldr	r3, [pc, #516]	; (80041e4 <HAL_RCC_OscConfig+0x4f8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0f0      	beq.n	8003fca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d106      	bne.n	8003ffe <HAL_RCC_OscConfig+0x312>
 8003ff0:	4b7b      	ldr	r3, [pc, #492]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	4a7a      	ldr	r2, [pc, #488]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8003ff6:	f043 0301 	orr.w	r3, r3, #1
 8003ffa:	6213      	str	r3, [r2, #32]
 8003ffc:	e02d      	b.n	800405a <HAL_RCC_OscConfig+0x36e>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10c      	bne.n	8004020 <HAL_RCC_OscConfig+0x334>
 8004006:	4b76      	ldr	r3, [pc, #472]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	4a75      	ldr	r2, [pc, #468]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800400c:	f023 0301 	bic.w	r3, r3, #1
 8004010:	6213      	str	r3, [r2, #32]
 8004012:	4b73      	ldr	r3, [pc, #460]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	4a72      	ldr	r2, [pc, #456]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004018:	f023 0304 	bic.w	r3, r3, #4
 800401c:	6213      	str	r3, [r2, #32]
 800401e:	e01c      	b.n	800405a <HAL_RCC_OscConfig+0x36e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	2b05      	cmp	r3, #5
 8004026:	d10c      	bne.n	8004042 <HAL_RCC_OscConfig+0x356>
 8004028:	4b6d      	ldr	r3, [pc, #436]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	4a6c      	ldr	r2, [pc, #432]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800402e:	f043 0304 	orr.w	r3, r3, #4
 8004032:	6213      	str	r3, [r2, #32]
 8004034:	4b6a      	ldr	r3, [pc, #424]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	4a69      	ldr	r2, [pc, #420]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	6213      	str	r3, [r2, #32]
 8004040:	e00b      	b.n	800405a <HAL_RCC_OscConfig+0x36e>
 8004042:	4b67      	ldr	r3, [pc, #412]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	4a66      	ldr	r2, [pc, #408]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	6213      	str	r3, [r2, #32]
 800404e:	4b64      	ldr	r3, [pc, #400]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	4a63      	ldr	r2, [pc, #396]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004054:	f023 0304 	bic.w	r3, r3, #4
 8004058:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d015      	beq.n	800408e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004062:	f7fe f9f9 	bl	8002458 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004068:	e00a      	b.n	8004080 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406a:	f7fe f9f5 	bl	8002458 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	f241 3288 	movw	r2, #5000	; 0x1388
 8004078:	4293      	cmp	r3, r2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e0ab      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004080:	4b57      	ldr	r3, [pc, #348]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	f003 0302 	and.w	r3, r3, #2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d0ee      	beq.n	800406a <HAL_RCC_OscConfig+0x37e>
 800408c:	e014      	b.n	80040b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800408e:	f7fe f9e3 	bl	8002458 <HAL_GetTick>
 8004092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004094:	e00a      	b.n	80040ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004096:	f7fe f9df 	bl	8002458 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e095      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ac:	4b4c      	ldr	r3, [pc, #304]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1ee      	bne.n	8004096 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040b8:	7dfb      	ldrb	r3, [r7, #23]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d105      	bne.n	80040ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040be:	4b48      	ldr	r3, [pc, #288]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4a47      	ldr	r2, [pc, #284]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 80040c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 8081 	beq.w	80041d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040d4:	4b42      	ldr	r3, [pc, #264]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f003 030c 	and.w	r3, r3, #12
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d061      	beq.n	80041a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d146      	bne.n	8004176 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e8:	4b3f      	ldr	r3, [pc, #252]	; (80041e8 <HAL_RCC_OscConfig+0x4fc>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fe f9b3 	bl	8002458 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f6:	f7fe f9af 	bl	8002458 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e067      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004108:	4b35      	ldr	r3, [pc, #212]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f0      	bne.n	80040f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800411c:	d108      	bne.n	8004130 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800411e:	4b30      	ldr	r3, [pc, #192]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	492d      	ldr	r1, [pc, #180]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800412c:	4313      	orrs	r3, r2
 800412e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004130:	4b2b      	ldr	r3, [pc, #172]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a19      	ldr	r1, [r3, #32]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	430b      	orrs	r3, r1
 8004142:	4927      	ldr	r1, [pc, #156]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004148:	4b27      	ldr	r3, [pc, #156]	; (80041e8 <HAL_RCC_OscConfig+0x4fc>)
 800414a:	2201      	movs	r2, #1
 800414c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fe f983 	bl	8002458 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004156:	f7fe f97f 	bl	8002458 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e037      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004168:	4b1d      	ldr	r3, [pc, #116]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x46a>
 8004174:	e02f      	b.n	80041d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004176:	4b1c      	ldr	r3, [pc, #112]	; (80041e8 <HAL_RCC_OscConfig+0x4fc>)
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417c:	f7fe f96c 	bl	8002458 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004184:	f7fe f968 	bl	8002458 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e020      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004196:	4b12      	ldr	r3, [pc, #72]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x498>
 80041a2:	e018      	b.n	80041d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e013      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041b0:	4b0b      	ldr	r3, [pc, #44]	; (80041e0 <HAL_RCC_OscConfig+0x4f4>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d106      	bne.n	80041d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d001      	beq.n	80041d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3718      	adds	r7, #24
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40021000 	.word	0x40021000
 80041e4:	40007000 	.word	0x40007000
 80041e8:	42420060 	.word	0x42420060

080041ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e0d0      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004200:	4b6a      	ldr	r3, [pc, #424]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d910      	bls.n	8004230 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420e:	4b67      	ldr	r3, [pc, #412]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f023 0207 	bic.w	r2, r3, #7
 8004216:	4965      	ldr	r1, [pc, #404]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	4313      	orrs	r3, r2
 800421c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800421e:	4b63      	ldr	r3, [pc, #396]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0307 	and.w	r3, r3, #7
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	429a      	cmp	r2, r3
 800422a:	d001      	beq.n	8004230 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e0b8      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d020      	beq.n	800427e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0304 	and.w	r3, r3, #4
 8004244:	2b00      	cmp	r3, #0
 8004246:	d005      	beq.n	8004254 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004248:	4b59      	ldr	r3, [pc, #356]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	4a58      	ldr	r2, [pc, #352]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 800424e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004252:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b00      	cmp	r3, #0
 800425e:	d005      	beq.n	800426c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004260:	4b53      	ldr	r3, [pc, #332]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	4a52      	ldr	r2, [pc, #328]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004266:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800426a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800426c:	4b50      	ldr	r3, [pc, #320]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	494d      	ldr	r1, [pc, #308]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 800427a:	4313      	orrs	r3, r2
 800427c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d040      	beq.n	800430c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d107      	bne.n	80042a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004292:	4b47      	ldr	r3, [pc, #284]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d115      	bne.n	80042ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e07f      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d107      	bne.n	80042ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042aa:	4b41      	ldr	r3, [pc, #260]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d109      	bne.n	80042ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e073      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ba:	4b3d      	ldr	r3, [pc, #244]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e06b      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ca:	4b39      	ldr	r3, [pc, #228]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f023 0203 	bic.w	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4936      	ldr	r1, [pc, #216]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042dc:	f7fe f8bc 	bl	8002458 <HAL_GetTick>
 80042e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e2:	e00a      	b.n	80042fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e4:	f7fe f8b8 	bl	8002458 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e053      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042fa:	4b2d      	ldr	r3, [pc, #180]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f003 020c 	and.w	r2, r3, #12
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	429a      	cmp	r2, r3
 800430a:	d1eb      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800430c:	4b27      	ldr	r3, [pc, #156]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d210      	bcs.n	800433c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431a:	4b24      	ldr	r3, [pc, #144]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 0207 	bic.w	r2, r3, #7
 8004322:	4922      	ldr	r1, [pc, #136]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	4313      	orrs	r3, r2
 8004328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800432a:	4b20      	ldr	r3, [pc, #128]	; (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d001      	beq.n	800433c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e032      	b.n	80043a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d008      	beq.n	800435a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004348:	4b19      	ldr	r3, [pc, #100]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4916      	ldr	r1, [pc, #88]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004356:	4313      	orrs	r3, r2
 8004358:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d009      	beq.n	800437a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004366:	4b12      	ldr	r3, [pc, #72]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	490e      	ldr	r1, [pc, #56]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004376:	4313      	orrs	r3, r2
 8004378:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800437a:	f000 f821 	bl	80043c0 <HAL_RCC_GetSysClockFreq>
 800437e:	4601      	mov	r1, r0
 8004380:	4b0b      	ldr	r3, [pc, #44]	; (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	091b      	lsrs	r3, r3, #4
 8004386:	f003 030f 	and.w	r3, r3, #15
 800438a:	4a0a      	ldr	r2, [pc, #40]	; (80043b4 <HAL_RCC_ClockConfig+0x1c8>)
 800438c:	5cd3      	ldrb	r3, [r2, r3]
 800438e:	fa21 f303 	lsr.w	r3, r1, r3
 8004392:	4a09      	ldr	r2, [pc, #36]	; (80043b8 <HAL_RCC_ClockConfig+0x1cc>)
 8004394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004396:	4b09      	ldr	r3, [pc, #36]	; (80043bc <HAL_RCC_ClockConfig+0x1d0>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f7fd ff2a 	bl	80021f4 <HAL_InitTick>

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40022000 	.word	0x40022000
 80043b0:	40021000 	.word	0x40021000
 80043b4:	08008d18 	.word	0x08008d18
 80043b8:	20000000 	.word	0x20000000
 80043bc:	20000004 	.word	0x20000004

080043c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043c0:	b490      	push	{r4, r7}
 80043c2:	b08a      	sub	sp, #40	; 0x28
 80043c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80043c6:	4b2a      	ldr	r3, [pc, #168]	; (8004470 <HAL_RCC_GetSysClockFreq+0xb0>)
 80043c8:	1d3c      	adds	r4, r7, #4
 80043ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80043d0:	4b28      	ldr	r3, [pc, #160]	; (8004474 <HAL_RCC_GetSysClockFreq+0xb4>)
 80043d2:	881b      	ldrh	r3, [r3, #0]
 80043d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	61fb      	str	r3, [r7, #28]
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]
 80043de:	2300      	movs	r3, #0
 80043e0:	627b      	str	r3, [r7, #36]	; 0x24
 80043e2:	2300      	movs	r3, #0
 80043e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043ea:	4b23      	ldr	r3, [pc, #140]	; (8004478 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d002      	beq.n	8004400 <HAL_RCC_GetSysClockFreq+0x40>
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d003      	beq.n	8004406 <HAL_RCC_GetSysClockFreq+0x46>
 80043fe:	e02d      	b.n	800445c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004400:	4b1e      	ldr	r3, [pc, #120]	; (800447c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004402:	623b      	str	r3, [r7, #32]
      break;
 8004404:	e02d      	b.n	8004462 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	0c9b      	lsrs	r3, r3, #18
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004412:	4413      	add	r3, r2
 8004414:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004418:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d013      	beq.n	800444c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004424:	4b14      	ldr	r3, [pc, #80]	; (8004478 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	0c5b      	lsrs	r3, r3, #17
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004432:	4413      	add	r3, r2
 8004434:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004438:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	4a0f      	ldr	r2, [pc, #60]	; (800447c <HAL_RCC_GetSysClockFreq+0xbc>)
 800443e:	fb02 f203 	mul.w	r2, r2, r3
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	fbb2 f3f3 	udiv	r3, r2, r3
 8004448:	627b      	str	r3, [r7, #36]	; 0x24
 800444a:	e004      	b.n	8004456 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	4a0c      	ldr	r2, [pc, #48]	; (8004480 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004450:	fb02 f303 	mul.w	r3, r2, r3
 8004454:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004458:	623b      	str	r3, [r7, #32]
      break;
 800445a:	e002      	b.n	8004462 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800445c:	4b07      	ldr	r3, [pc, #28]	; (800447c <HAL_RCC_GetSysClockFreq+0xbc>)
 800445e:	623b      	str	r3, [r7, #32]
      break;
 8004460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004462:	6a3b      	ldr	r3, [r7, #32]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3728      	adds	r7, #40	; 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bc90      	pop	{r4, r7}
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	08008cfc 	.word	0x08008cfc
 8004474:	08008d0c 	.word	0x08008d0c
 8004478:	40021000 	.word	0x40021000
 800447c:	007a1200 	.word	0x007a1200
 8004480:	003d0900 	.word	0x003d0900

08004484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004488:	4b02      	ldr	r3, [pc, #8]	; (8004494 <HAL_RCC_GetHCLKFreq+0x10>)
 800448a:	681b      	ldr	r3, [r3, #0]
}
 800448c:	4618      	mov	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	bc80      	pop	{r7}
 8004492:	4770      	bx	lr
 8004494:	20000000 	.word	0x20000000

08004498 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800449c:	f7ff fff2 	bl	8004484 <HAL_RCC_GetHCLKFreq>
 80044a0:	4601      	mov	r1, r0
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	0a1b      	lsrs	r3, r3, #8
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	4a03      	ldr	r2, [pc, #12]	; (80044bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ae:	5cd3      	ldrb	r3, [r2, r3]
 80044b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000
 80044bc:	08008d28 	.word	0x08008d28

080044c0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	220f      	movs	r2, #15
 80044ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80044d0:	4b11      	ldr	r3, [pc, #68]	; (8004518 <HAL_RCC_GetClockConfig+0x58>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 0203 	and.w	r2, r3, #3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80044dc:	4b0e      	ldr	r3, [pc, #56]	; (8004518 <HAL_RCC_GetClockConfig+0x58>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80044e8:	4b0b      	ldr	r3, [pc, #44]	; (8004518 <HAL_RCC_GetClockConfig+0x58>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80044f4:	4b08      	ldr	r3, [pc, #32]	; (8004518 <HAL_RCC_GetClockConfig+0x58>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	08db      	lsrs	r3, r3, #3
 80044fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004502:	4b06      	ldr	r3, [pc, #24]	; (800451c <HAL_RCC_GetClockConfig+0x5c>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0207 	and.w	r2, r3, #7
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr
 8004518:	40021000 	.word	0x40021000
 800451c:	40022000 	.word	0x40022000

08004520 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004528:	4b0a      	ldr	r3, [pc, #40]	; (8004554 <RCC_Delay+0x34>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a0a      	ldr	r2, [pc, #40]	; (8004558 <RCC_Delay+0x38>)
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	0a5b      	lsrs	r3, r3, #9
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	fb02 f303 	mul.w	r3, r2, r3
 800453a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800453c:	bf00      	nop
  }
  while (Delay --);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	1e5a      	subs	r2, r3, #1
 8004542:	60fa      	str	r2, [r7, #12]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1f9      	bne.n	800453c <RCC_Delay+0x1c>
}
 8004548:	bf00      	nop
 800454a:	3714      	adds	r7, #20
 800454c:	46bd      	mov	sp, r7
 800454e:	bc80      	pop	{r7}
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	20000000 	.word	0x20000000
 8004558:	10624dd3 	.word	0x10624dd3

0800455c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	613b      	str	r3, [r7, #16]
 8004568:	2300      	movs	r3, #0
 800456a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d07d      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004578:	2300      	movs	r3, #0
 800457a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800457c:	4b4f      	ldr	r3, [pc, #316]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800457e:	69db      	ldr	r3, [r3, #28]
 8004580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10d      	bne.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004588:	4b4c      	ldr	r3, [pc, #304]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	4a4b      	ldr	r2, [pc, #300]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800458e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004592:	61d3      	str	r3, [r2, #28]
 8004594:	4b49      	ldr	r3, [pc, #292]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800459c:	60bb      	str	r3, [r7, #8]
 800459e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045a0:	2301      	movs	r3, #1
 80045a2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a4:	4b46      	ldr	r3, [pc, #280]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d118      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045b0:	4b43      	ldr	r3, [pc, #268]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a42      	ldr	r2, [pc, #264]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045bc:	f7fd ff4c 	bl	8002458 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c2:	e008      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c4:	f7fd ff48 	bl	8002458 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b64      	cmp	r3, #100	; 0x64
 80045d0:	d901      	bls.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e06d      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d6:	4b3a      	ldr	r3, [pc, #232]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f0      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045e2:	4b36      	ldr	r3, [pc, #216]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d02e      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d027      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004600:	4b2e      	ldr	r3, [pc, #184]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004608:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800460a:	4b2e      	ldr	r3, [pc, #184]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800460c:	2201      	movs	r2, #1
 800460e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004610:	4b2c      	ldr	r3, [pc, #176]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004616:	4a29      	ldr	r2, [pc, #164]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d014      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004626:	f7fd ff17 	bl	8002458 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462c:	e00a      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462e:	f7fd ff13 	bl	8002458 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	f241 3288 	movw	r2, #5000	; 0x1388
 800463c:	4293      	cmp	r3, r2
 800463e:	d901      	bls.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e036      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004644:	4b1d      	ldr	r3, [pc, #116]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d0ee      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004650:	4b1a      	ldr	r3, [pc, #104]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	4917      	ldr	r1, [pc, #92]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800465e:	4313      	orrs	r3, r2
 8004660:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004662:	7dfb      	ldrb	r3, [r7, #23]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d105      	bne.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004668:	4b14      	ldr	r3, [pc, #80]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466a:	69db      	ldr	r3, [r3, #28]
 800466c:	4a13      	ldr	r2, [pc, #76]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004672:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d008      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004680:	4b0e      	ldr	r3, [pc, #56]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	490b      	ldr	r1, [pc, #44]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800468e:	4313      	orrs	r3, r2
 8004690:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0310 	and.w	r3, r3, #16
 800469a:	2b00      	cmp	r3, #0
 800469c:	d008      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800469e:	4b07      	ldr	r3, [pc, #28]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	4904      	ldr	r1, [pc, #16]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3718      	adds	r7, #24
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40021000 	.word	0x40021000
 80046c0:	40007000 	.word	0x40007000
 80046c4:	42420440 	.word	0x42420440

080046c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e01d      	b.n	8004716 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d106      	bne.n	80046f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f815 	bl	800471e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	3304      	adds	r3, #4
 8004704:	4619      	mov	r1, r3
 8004706:	4610      	mov	r0, r2
 8004708:	f000 fbb6 	bl	8004e78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004726:	bf00      	nop
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr

08004730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0201 	orr.w	r2, r2, #1
 8004746:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2b06      	cmp	r3, #6
 8004758:	d007      	beq.n	800476a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0201 	orr.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr

08004776 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b082      	sub	sp, #8
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e01d      	b.n	80047c4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d106      	bne.n	80047a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f7fd fc99 	bl	80020d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	3304      	adds	r3, #4
 80047b2:	4619      	mov	r1, r3
 80047b4:	4610      	mov	r0, r2
 80047b6:	f000 fb5f 	bl	8004e78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2201      	movs	r2, #1
 80047dc:	6839      	ldr	r1, [r7, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 fd34 	bl	800524c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a10      	ldr	r2, [pc, #64]	; (800482c <HAL_TIM_PWM_Start+0x60>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d107      	bne.n	80047fe <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2b06      	cmp	r3, #6
 800480e:	d007      	beq.n	8004820 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40012c00 	.word	0x40012c00

08004830 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2200      	movs	r2, #0
 8004840:	6839      	ldr	r1, [r7, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f000 fd02 	bl	800524c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a1d      	ldr	r2, [pc, #116]	; (80048c4 <HAL_TIM_PWM_Stop+0x94>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d117      	bne.n	8004882 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6a1a      	ldr	r2, [r3, #32]
 8004858:	f241 1311 	movw	r3, #4369	; 0x1111
 800485c:	4013      	ands	r3, r2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10f      	bne.n	8004882 <HAL_TIM_PWM_Stop+0x52>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6a1a      	ldr	r2, [r3, #32]
 8004868:	f240 4344 	movw	r3, #1092	; 0x444
 800486c:	4013      	ands	r3, r2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d107      	bne.n	8004882 <HAL_TIM_PWM_Stop+0x52>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004880:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6a1a      	ldr	r2, [r3, #32]
 8004888:	f241 1311 	movw	r3, #4369	; 0x1111
 800488c:	4013      	ands	r3, r2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10f      	bne.n	80048b2 <HAL_TIM_PWM_Stop+0x82>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6a1a      	ldr	r2, [r3, #32]
 8004898:	f240 4344 	movw	r3, #1092	; 0x444
 800489c:	4013      	ands	r3, r2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d107      	bne.n	80048b2 <HAL_TIM_PWM_Stop+0x82>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0201 	bic.w	r2, r2, #1
 80048b0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40012c00 	.word	0x40012c00

080048c8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e07f      	b.n	80049dc <HAL_TIM_Encoder_Init+0x114>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d106      	bne.n	80048f6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7fd fc0d 	bl	8002110 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2202      	movs	r2, #2
 80048fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6812      	ldr	r2, [r2, #0]
 8004908:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800490c:	f023 0307 	bic.w	r3, r3, #7
 8004910:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	3304      	adds	r3, #4
 800491a:	4619      	mov	r1, r3
 800491c:	4610      	mov	r0, r2
 800491e:	f000 faab 	bl	8004e78 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800494a:	f023 0303 	bic.w	r3, r3, #3
 800494e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	689a      	ldr	r2, [r3, #8]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	021b      	lsls	r3, r3, #8
 800495a:	4313      	orrs	r3, r2
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004968:	f023 030c 	bic.w	r3, r3, #12
 800496c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004974:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004978:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	68da      	ldr	r2, [r3, #12]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	4313      	orrs	r3, r2
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	4313      	orrs	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	011a      	lsls	r2, r3, #4
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	031b      	lsls	r3, r3, #12
 8004998:	4313      	orrs	r3, r2
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	4313      	orrs	r3, r2
 800499e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80049a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	4313      	orrs	r3, r2
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <HAL_TIM_Encoder_Start_IT+0x16>
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d010      	beq.n	8004a1a <HAL_TIM_Encoder_Start_IT+0x36>
 80049f8:	e01f      	b.n	8004a3a <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2201      	movs	r2, #1
 8004a00:	2100      	movs	r1, #0
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 fc22 	bl	800524c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0202 	orr.w	r2, r2, #2
 8004a16:	60da      	str	r2, [r3, #12]
      break;
 8004a18:	e02e      	b.n	8004a78 <HAL_TIM_Encoder_Start_IT+0x94>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	2104      	movs	r1, #4
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 fc12 	bl	800524c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0204 	orr.w	r2, r2, #4
 8004a36:	60da      	str	r2, [r3, #12]
      break;
 8004a38:	e01e      	b.n	8004a78 <HAL_TIM_Encoder_Start_IT+0x94>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	2100      	movs	r1, #0
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 fc02 	bl	800524c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	2104      	movs	r1, #4
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 fbfb 	bl	800524c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68da      	ldr	r2, [r3, #12]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f042 0202 	orr.w	r2, r2, #2
 8004a64:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68da      	ldr	r2, [r3, #12]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 0204 	orr.w	r2, r2, #4
 8004a74:	60da      	str	r2, [r3, #12]
      break;
 8004a76:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b082      	sub	sp, #8
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d122      	bne.n	8004aee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d11b      	bne.n	8004aee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f06f 0202 	mvn.w	r2, #2
 8004abe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	f003 0303 	and.w	r3, r3, #3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f9b4 	bl	8004e42 <HAL_TIM_IC_CaptureCallback>
 8004ada:	e005      	b.n	8004ae8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f9a7 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f9b6 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	f003 0304 	and.w	r3, r3, #4
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d122      	bne.n	8004b42 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	f003 0304 	and.w	r3, r3, #4
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d11b      	bne.n	8004b42 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f06f 0204 	mvn.w	r2, #4
 8004b12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d003      	beq.n	8004b30 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 f98a 	bl	8004e42 <HAL_TIM_IC_CaptureCallback>
 8004b2e:	e005      	b.n	8004b3c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f97d 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f98c 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	f003 0308 	and.w	r3, r3, #8
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d122      	bne.n	8004b96 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	f003 0308 	and.w	r3, r3, #8
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d11b      	bne.n	8004b96 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f06f 0208 	mvn.w	r2, #8
 8004b66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2204      	movs	r2, #4
 8004b6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69db      	ldr	r3, [r3, #28]
 8004b74:	f003 0303 	and.w	r3, r3, #3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d003      	beq.n	8004b84 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f960 	bl	8004e42 <HAL_TIM_IC_CaptureCallback>
 8004b82:	e005      	b.n	8004b90 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 f953 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f962 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f003 0310 	and.w	r3, r3, #16
 8004ba0:	2b10      	cmp	r3, #16
 8004ba2:	d122      	bne.n	8004bea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f003 0310 	and.w	r3, r3, #16
 8004bae:	2b10      	cmp	r3, #16
 8004bb0:	d11b      	bne.n	8004bea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f06f 0210 	mvn.w	r2, #16
 8004bba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2208      	movs	r2, #8
 8004bc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f936 	bl	8004e42 <HAL_TIM_IC_CaptureCallback>
 8004bd6:	e005      	b.n	8004be4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f929 	bl	8004e30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f938 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d10e      	bne.n	8004c16 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d107      	bne.n	8004c16 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f06f 0201 	mvn.w	r2, #1
 8004c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7fd f8dd 	bl	8001dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c20:	2b80      	cmp	r3, #128	; 0x80
 8004c22:	d10e      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2e:	2b80      	cmp	r3, #128	; 0x80
 8004c30:	d107      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 fbc7 	bl	80053d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c4c:	2b40      	cmp	r3, #64	; 0x40
 8004c4e:	d10e      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c5a:	2b40      	cmp	r3, #64	; 0x40
 8004c5c:	d107      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f8fc 	bl	8004e66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f003 0320 	and.w	r3, r3, #32
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d10e      	bne.n	8004c9a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f003 0320 	and.w	r3, r3, #32
 8004c86:	2b20      	cmp	r3, #32
 8004c88:	d107      	bne.n	8004c9a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f06f 0220 	mvn.w	r2, #32
 8004c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 fb92 	bl	80053be <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c9a:	bf00      	nop
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d101      	bne.n	8004cbe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004cba:	2302      	movs	r3, #2
 8004cbc:	e0b4      	b.n	8004e28 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2202      	movs	r2, #2
 8004cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b0c      	cmp	r3, #12
 8004cd2:	f200 809f 	bhi.w	8004e14 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004cd6:	a201      	add	r2, pc, #4	; (adr r2, 8004cdc <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cdc:	08004d11 	.word	0x08004d11
 8004ce0:	08004e15 	.word	0x08004e15
 8004ce4:	08004e15 	.word	0x08004e15
 8004ce8:	08004e15 	.word	0x08004e15
 8004cec:	08004d51 	.word	0x08004d51
 8004cf0:	08004e15 	.word	0x08004e15
 8004cf4:	08004e15 	.word	0x08004e15
 8004cf8:	08004e15 	.word	0x08004e15
 8004cfc:	08004d93 	.word	0x08004d93
 8004d00:	08004e15 	.word	0x08004e15
 8004d04:	08004e15 	.word	0x08004e15
 8004d08:	08004e15 	.word	0x08004e15
 8004d0c:	08004dd3 	.word	0x08004dd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68b9      	ldr	r1, [r7, #8]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 f910 	bl	8004f3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	699a      	ldr	r2, [r3, #24]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0208 	orr.w	r2, r2, #8
 8004d2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	699a      	ldr	r2, [r3, #24]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 0204 	bic.w	r2, r2, #4
 8004d3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	6999      	ldr	r1, [r3, #24]
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	691a      	ldr	r2, [r3, #16]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	619a      	str	r2, [r3, #24]
      break;
 8004d4e:	e062      	b.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68b9      	ldr	r1, [r7, #8]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f956 	bl	8005008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699a      	ldr	r2, [r3, #24]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6999      	ldr	r1, [r3, #24]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	021a      	lsls	r2, r3, #8
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	619a      	str	r2, [r3, #24]
      break;
 8004d90:	e041      	b.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68b9      	ldr	r1, [r7, #8]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 f99f 	bl	80050dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69da      	ldr	r2, [r3, #28]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f042 0208 	orr.w	r2, r2, #8
 8004dac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	69da      	ldr	r2, [r3, #28]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0204 	bic.w	r2, r2, #4
 8004dbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	69d9      	ldr	r1, [r3, #28]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	691a      	ldr	r2, [r3, #16]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	61da      	str	r2, [r3, #28]
      break;
 8004dd0:	e021      	b.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68b9      	ldr	r1, [r7, #8]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 f9e9 	bl	80051b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	69da      	ldr	r2, [r3, #28]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	69da      	ldr	r2, [r3, #28]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	69d9      	ldr	r1, [r3, #28]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	021a      	lsls	r2, r3, #8
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	61da      	str	r2, [r3, #28]
      break;
 8004e12:	e000      	b.n	8004e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004e14:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr

08004e42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b083      	sub	sp, #12
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr

08004e66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e66:	b480      	push	{r7}
 8004e68:	b083      	sub	sp, #12
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e6e:	bf00      	nop
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bc80      	pop	{r7}
 8004e76:	4770      	bx	lr

08004e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a29      	ldr	r2, [pc, #164]	; (8004f30 <TIM_Base_SetConfig+0xb8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00b      	beq.n	8004ea8 <TIM_Base_SetConfig+0x30>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e96:	d007      	beq.n	8004ea8 <TIM_Base_SetConfig+0x30>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a26      	ldr	r2, [pc, #152]	; (8004f34 <TIM_Base_SetConfig+0xbc>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d003      	beq.n	8004ea8 <TIM_Base_SetConfig+0x30>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a25      	ldr	r2, [pc, #148]	; (8004f38 <TIM_Base_SetConfig+0xc0>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d108      	bne.n	8004eba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a1c      	ldr	r2, [pc, #112]	; (8004f30 <TIM_Base_SetConfig+0xb8>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d00b      	beq.n	8004eda <TIM_Base_SetConfig+0x62>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ec8:	d007      	beq.n	8004eda <TIM_Base_SetConfig+0x62>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a19      	ldr	r2, [pc, #100]	; (8004f34 <TIM_Base_SetConfig+0xbc>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d003      	beq.n	8004eda <TIM_Base_SetConfig+0x62>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a18      	ldr	r2, [pc, #96]	; (8004f38 <TIM_Base_SetConfig+0xc0>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d108      	bne.n	8004eec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a07      	ldr	r2, [pc, #28]	; (8004f30 <TIM_Base_SetConfig+0xb8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d103      	bne.n	8004f20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	691a      	ldr	r2, [r3, #16]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	615a      	str	r2, [r3, #20]
}
 8004f26:	bf00      	nop
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	40012c00 	.word	0x40012c00
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800

08004f3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f023 0201 	bic.w	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f023 0303 	bic.w	r3, r3, #3
 8004f72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f023 0302 	bic.w	r3, r3, #2
 8004f84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a1c      	ldr	r2, [pc, #112]	; (8005004 <TIM_OC1_SetConfig+0xc8>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d10c      	bne.n	8004fb2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f023 0308 	bic.w	r3, r3, #8
 8004f9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	697a      	ldr	r2, [r7, #20]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f023 0304 	bic.w	r3, r3, #4
 8004fb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a13      	ldr	r2, [pc, #76]	; (8005004 <TIM_OC1_SetConfig+0xc8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d111      	bne.n	8004fde <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	621a      	str	r2, [r3, #32]
}
 8004ff8:	bf00      	nop
 8004ffa:	371c      	adds	r7, #28
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bc80      	pop	{r7}
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	40012c00 	.word	0x40012c00

08005008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005008:	b480      	push	{r7}
 800500a:	b087      	sub	sp, #28
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	f023 0210 	bic.w	r2, r3, #16
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	699b      	ldr	r3, [r3, #24]
 800502e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800503e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	021b      	lsls	r3, r3, #8
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	4313      	orrs	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f023 0320 	bic.w	r3, r3, #32
 8005052:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	011b      	lsls	r3, r3, #4
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	4313      	orrs	r3, r2
 800505e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a1d      	ldr	r2, [pc, #116]	; (80050d8 <TIM_OC2_SetConfig+0xd0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d10d      	bne.n	8005084 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800506e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	011b      	lsls	r3, r3, #4
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	4313      	orrs	r3, r2
 800507a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005082:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a14      	ldr	r2, [pc, #80]	; (80050d8 <TIM_OC2_SetConfig+0xd0>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d113      	bne.n	80050b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800509a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr
 80050d8:	40012c00 	.word	0x40012c00

080050dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800510a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f023 0303 	bic.w	r3, r3, #3
 8005112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4313      	orrs	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	021b      	lsls	r3, r3, #8
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a1d      	ldr	r2, [pc, #116]	; (80051ac <TIM_OC3_SetConfig+0xd0>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d10d      	bne.n	8005156 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005140:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	021b      	lsls	r3, r3, #8
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	4313      	orrs	r3, r2
 800514c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005154:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a14      	ldr	r2, [pc, #80]	; (80051ac <TIM_OC3_SetConfig+0xd0>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d113      	bne.n	8005186 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005164:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800516c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	011b      	lsls	r3, r3, #4
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	4313      	orrs	r3, r2
 8005178:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	011b      	lsls	r3, r3, #4
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	4313      	orrs	r3, r2
 8005184:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	621a      	str	r2, [r3, #32]
}
 80051a0:	bf00      	nop
 80051a2:	371c      	adds	r7, #28
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	40012c00 	.word	0x40012c00

080051b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b087      	sub	sp, #28
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a1b      	ldr	r3, [r3, #32]
 80051be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	021b      	lsls	r3, r3, #8
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	031b      	lsls	r3, r3, #12
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	4313      	orrs	r3, r2
 8005206:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a0f      	ldr	r2, [pc, #60]	; (8005248 <TIM_OC4_SetConfig+0x98>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d109      	bne.n	8005224 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005216:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	019b      	lsls	r3, r3, #6
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	4313      	orrs	r3, r2
 8005222:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	621a      	str	r2, [r3, #32]
}
 800523e:	bf00      	nop
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	bc80      	pop	{r7}
 8005246:	4770      	bx	lr
 8005248:	40012c00 	.word	0x40012c00

0800524c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800524c:	b480      	push	{r7}
 800524e:	b087      	sub	sp, #28
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 031f 	and.w	r3, r3, #31
 800525e:	2201      	movs	r2, #1
 8005260:	fa02 f303 	lsl.w	r3, r2, r3
 8005264:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a1a      	ldr	r2, [r3, #32]
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	43db      	mvns	r3, r3
 800526e:	401a      	ands	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6a1a      	ldr	r2, [r3, #32]
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f003 031f 	and.w	r3, r3, #31
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	fa01 f303 	lsl.w	r3, r1, r3
 8005284:	431a      	orrs	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	621a      	str	r2, [r3, #32]
}
 800528a:	bf00      	nop
 800528c:	371c      	adds	r7, #28
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr

08005294 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e032      	b.n	8005312 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	4313      	orrs	r3, r2
 80052dc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052e4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3714      	adds	r7, #20
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr

0800531c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005326:	2300      	movs	r3, #0
 8005328:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005330:	2b01      	cmp	r3, #1
 8005332:	d101      	bne.n	8005338 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005334:	2302      	movs	r3, #2
 8005336:	e03d      	b.n	80053b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	4313      	orrs	r3, r2
 800535a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	4313      	orrs	r3, r2
 8005368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4313      	orrs	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3714      	adds	r7, #20
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bc80      	pop	{r7}
 80053bc:	4770      	bx	lr

080053be <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053c6:	bf00      	nop
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr

080053d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc80      	pop	{r7}
 80053e0:	4770      	bx	lr

080053e2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b085      	sub	sp, #20
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	4603      	mov	r3, r0
 80053ea:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80053f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80053f4:	2b84      	cmp	r3, #132	; 0x84
 80053f6:	d005      	beq.n	8005404 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80053f8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4413      	add	r3, r2
 8005400:	3303      	adds	r3, #3
 8005402:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005404:	68fb      	ldr	r3, [r7, #12]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	bc80      	pop	{r7}
 800540e:	4770      	bx	lr

08005410 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005416:	f3ef 8305 	mrs	r3, IPSR
 800541a:	607b      	str	r3, [r7, #4]
  return(result);
 800541c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800541e:	2b00      	cmp	r3, #0
 8005420:	bf14      	ite	ne
 8005422:	2301      	movne	r3, #1
 8005424:	2300      	moveq	r3, #0
 8005426:	b2db      	uxtb	r3, r3
}
 8005428:	4618      	mov	r0, r3
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	bc80      	pop	{r7}
 8005430:	4770      	bx	lr

08005432 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005436:	f000 fc07 	bl	8005c48 <vTaskStartScheduler>
  
  return osOK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	bd80      	pop	{r7, pc}

08005440 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005444:	f7ff ffe4 	bl	8005410 <inHandlerMode>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800544e:	f000 fd11 	bl	8005e74 <xTaskGetTickCountFromISR>
 8005452:	4603      	mov	r3, r0
 8005454:	e002      	b.n	800545c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005456:	f000 fcff 	bl	8005e58 <xTaskGetTickCount>
 800545a:	4603      	mov	r3, r0
  }
}
 800545c:	4618      	mov	r0, r3
 800545e:	bd80      	pop	{r7, pc}

08005460 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005462:	b089      	sub	sp, #36	; 0x24
 8005464:	af04      	add	r7, sp, #16
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d020      	beq.n	80054b4 <osThreadCreate+0x54>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01c      	beq.n	80054b4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685c      	ldr	r4, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681d      	ldr	r5, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691e      	ldr	r6, [r3, #16]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800548c:	4618      	mov	r0, r3
 800548e:	f7ff ffa8 	bl	80053e2 <makeFreeRtosPriority>
 8005492:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800549c:	9202      	str	r2, [sp, #8]
 800549e:	9301      	str	r3, [sp, #4]
 80054a0:	9100      	str	r1, [sp, #0]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	4632      	mov	r2, r6
 80054a6:	4629      	mov	r1, r5
 80054a8:	4620      	mov	r0, r4
 80054aa:	f000 f90a 	bl	80056c2 <xTaskCreateStatic>
 80054ae:	4603      	mov	r3, r0
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	e01c      	b.n	80054ee <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685c      	ldr	r4, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054c0:	b29e      	uxth	r6, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff ff8a 	bl	80053e2 <makeFreeRtosPriority>
 80054ce:	4602      	mov	r2, r0
 80054d0:	f107 030c 	add.w	r3, r7, #12
 80054d4:	9301      	str	r3, [sp, #4]
 80054d6:	9200      	str	r2, [sp, #0]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	4632      	mov	r2, r6
 80054dc:	4629      	mov	r1, r5
 80054de:	4620      	mov	r0, r4
 80054e0:	f000 f948 	bl	8005774 <xTaskCreate>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d001      	beq.n	80054ee <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80054ea:	2300      	movs	r3, #0
 80054ec:	e000      	b.n	80054f0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80054ee:	68fb      	ldr	r3, [r7, #12]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3714      	adds	r7, #20
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080054f8 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 fa65 	bl	80059d0 <vTaskDelete>
  return osOK;
 8005506:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8005508:	4618      	mov	r0, r3
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <osDelay+0x16>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	e000      	b.n	8005528 <osDelay+0x18>
 8005526:	2301      	movs	r3, #1
 8005528:	4618      	mov	r0, r3
 800552a:	f000 fb59 	bl	8005be0 <vTaskDelay>
  
  return osOK;
 800552e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <osDelayUntil+0x18>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	e000      	b.n	8005552 <osDelayUntil+0x1a>
 8005550:	2301      	movs	r3, #1
 8005552:	4619      	mov	r1, r3
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fac9 	bl	8005aec <vTaskDelayUntil>
  
  return osOK;
 800555a:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 800555c:	4618      	mov	r0, r3
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f103 0208 	add.w	r2, r3, #8
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f04f 32ff 	mov.w	r2, #4294967295
 800557c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f103 0208 	add.w	r2, r3, #8
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f103 0208 	add.w	r2, r3, #8
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	bc80      	pop	{r7}
 80055a0:	4770      	bx	lr

080055a2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80055a2:	b480      	push	{r7}
 80055a4:	b083      	sub	sp, #12
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bc80      	pop	{r7}
 80055b8:	4770      	bx	lr

080055ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055ba:	b480      	push	{r7}
 80055bc:	b085      	sub	sp, #20
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	683a      	ldr	r2, [r7, #0]
 80055e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	601a      	str	r2, [r3, #0]
}
 80055f6:	bf00      	nop
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bc80      	pop	{r7}
 80055fe:	4770      	bx	lr

08005600 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005616:	d103      	bne.n	8005620 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	60fb      	str	r3, [r7, #12]
 800561e:	e00c      	b.n	800563a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3308      	adds	r3, #8
 8005624:	60fb      	str	r3, [r7, #12]
 8005626:	e002      	b.n	800562e <vListInsert+0x2e>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	429a      	cmp	r2, r3
 8005638:	d2f6      	bcs.n	8005628 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	1c5a      	adds	r2, r3, #1
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	601a      	str	r2, [r3, #0]
}
 8005666:	bf00      	nop
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr

08005670 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6892      	ldr	r2, [r2, #8]
 8005686:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6852      	ldr	r2, [r2, #4]
 8005690:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	429a      	cmp	r2, r3
 800569a:	d103      	bne.n	80056a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	689a      	ldr	r2, [r3, #8]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	1e5a      	subs	r2, r3, #1
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3714      	adds	r7, #20
 80056bc:	46bd      	mov	sp, r7
 80056be:	bc80      	pop	{r7}
 80056c0:	4770      	bx	lr

080056c2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b08e      	sub	sp, #56	; 0x38
 80056c6:	af04      	add	r7, sp, #16
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
 80056ce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80056d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80056d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056da:	f383 8811 	msr	BASEPRI, r3
 80056de:	f3bf 8f6f 	isb	sy
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	623b      	str	r3, [r7, #32]
 80056e8:	e7fe      	b.n	80056e8 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80056ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d109      	bne.n	8005704 <xTaskCreateStatic+0x42>
 80056f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f4:	f383 8811 	msr	BASEPRI, r3
 80056f8:	f3bf 8f6f 	isb	sy
 80056fc:	f3bf 8f4f 	dsb	sy
 8005700:	61fb      	str	r3, [r7, #28]
 8005702:	e7fe      	b.n	8005702 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005704:	2354      	movs	r3, #84	; 0x54
 8005706:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b54      	cmp	r3, #84	; 0x54
 800570c:	d009      	beq.n	8005722 <xTaskCreateStatic+0x60>
 800570e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005712:	f383 8811 	msr	BASEPRI, r3
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	f3bf 8f4f 	dsb	sy
 800571e:	61bb      	str	r3, [r7, #24]
 8005720:	e7fe      	b.n	8005720 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01e      	beq.n	8005766 <xTaskCreateStatic+0xa4>
 8005728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800572a:	2b00      	cmp	r3, #0
 800572c:	d01b      	beq.n	8005766 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800572e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005730:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005734:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005736:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573a:	2202      	movs	r2, #2
 800573c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005740:	2300      	movs	r3, #0
 8005742:	9303      	str	r3, [sp, #12]
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	9302      	str	r3, [sp, #8]
 8005748:	f107 0314 	add.w	r3, r7, #20
 800574c:	9301      	str	r3, [sp, #4]
 800574e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	68b9      	ldr	r1, [r7, #8]
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f850 	bl	80057fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800575e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005760:	f000 f8cc 	bl	80058fc <prvAddNewTaskToReadyList>
 8005764:	e001      	b.n	800576a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005766:	2300      	movs	r3, #0
 8005768:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800576a:	697b      	ldr	r3, [r7, #20]
	}
 800576c:	4618      	mov	r0, r3
 800576e:	3728      	adds	r7, #40	; 0x28
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005774:	b580      	push	{r7, lr}
 8005776:	b08c      	sub	sp, #48	; 0x30
 8005778:	af04      	add	r7, sp, #16
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	603b      	str	r3, [r7, #0]
 8005780:	4613      	mov	r3, r2
 8005782:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005784:	88fb      	ldrh	r3, [r7, #6]
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4618      	mov	r0, r3
 800578a:	f000 ffbb 	bl	8006704 <pvPortMalloc>
 800578e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00e      	beq.n	80057b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005796:	2054      	movs	r0, #84	; 0x54
 8005798:	f000 ffb4 	bl	8006704 <pvPortMalloc>
 800579c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	631a      	str	r2, [r3, #48]	; 0x30
 80057aa:	e005      	b.n	80057b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80057ac:	6978      	ldr	r0, [r7, #20]
 80057ae:	f001 f86b 	bl	8006888 <vPortFree>
 80057b2:	e001      	b.n	80057b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d017      	beq.n	80057ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80057c6:	88fa      	ldrh	r2, [r7, #6]
 80057c8:	2300      	movs	r3, #0
 80057ca:	9303      	str	r3, [sp, #12]
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	9302      	str	r3, [sp, #8]
 80057d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d2:	9301      	str	r3, [sp, #4]
 80057d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 f80e 	bl	80057fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057e2:	69f8      	ldr	r0, [r7, #28]
 80057e4:	f000 f88a 	bl	80058fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80057e8:	2301      	movs	r3, #1
 80057ea:	61bb      	str	r3, [r7, #24]
 80057ec:	e002      	b.n	80057f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80057ee:	f04f 33ff 	mov.w	r3, #4294967295
 80057f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80057f4:	69bb      	ldr	r3, [r7, #24]
	}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3720      	adds	r7, #32
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b088      	sub	sp, #32
 8005802:	af00      	add	r7, sp, #0
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	607a      	str	r2, [r7, #4]
 800580a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800580c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800580e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005816:	3b01      	subs	r3, #1
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4413      	add	r3, r2
 800581c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	f023 0307 	bic.w	r3, r3, #7
 8005824:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	f003 0307 	and.w	r3, r3, #7
 800582c:	2b00      	cmp	r3, #0
 800582e:	d009      	beq.n	8005844 <prvInitialiseNewTask+0x46>
 8005830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	617b      	str	r3, [r7, #20]
 8005842:	e7fe      	b.n	8005842 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005844:	2300      	movs	r3, #0
 8005846:	61fb      	str	r3, [r7, #28]
 8005848:	e012      	b.n	8005870 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	4413      	add	r3, r2
 8005850:	7819      	ldrb	r1, [r3, #0]
 8005852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	4413      	add	r3, r2
 8005858:	3334      	adds	r3, #52	; 0x34
 800585a:	460a      	mov	r2, r1
 800585c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	4413      	add	r3, r2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d006      	beq.n	8005878 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	3301      	adds	r3, #1
 800586e:	61fb      	str	r3, [r7, #28]
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	2b0f      	cmp	r3, #15
 8005874:	d9e9      	bls.n	800584a <prvInitialiseNewTask+0x4c>
 8005876:	e000      	b.n	800587a <prvInitialiseNewTask+0x7c>
		{
			break;
 8005878:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800587a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005884:	2b06      	cmp	r3, #6
 8005886:	d901      	bls.n	800588c <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005888:	2306      	movs	r3, #6
 800588a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800588c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005890:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005894:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005896:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589a:	2200      	movs	r2, #0
 800589c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800589e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a0:	3304      	adds	r3, #4
 80058a2:	4618      	mov	r0, r3
 80058a4:	f7ff fe7d 	bl	80055a2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80058a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058aa:	3318      	adds	r3, #24
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff fe78 	bl	80055a2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80058b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ba:	f1c3 0207 	rsb	r2, r3, #7
 80058be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80058c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80058c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ca:	2200      	movs	r2, #0
 80058cc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80058ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	68f9      	ldr	r1, [r7, #12]
 80058da:	69b8      	ldr	r0, [r7, #24]
 80058dc:	f000 fd2e 	bl	800633c <pxPortInitialiseStack>
 80058e0:	4602      	mov	r2, r0
 80058e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80058e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d002      	beq.n	80058f2 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80058ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058f2:	bf00      	nop
 80058f4:	3720      	adds	r7, #32
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
	...

080058fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005904:	f000 fe08 	bl	8006518 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005908:	4b2a      	ldr	r3, [pc, #168]	; (80059b4 <prvAddNewTaskToReadyList+0xb8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3301      	adds	r3, #1
 800590e:	4a29      	ldr	r2, [pc, #164]	; (80059b4 <prvAddNewTaskToReadyList+0xb8>)
 8005910:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005912:	4b29      	ldr	r3, [pc, #164]	; (80059b8 <prvAddNewTaskToReadyList+0xbc>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d109      	bne.n	800592e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800591a:	4a27      	ldr	r2, [pc, #156]	; (80059b8 <prvAddNewTaskToReadyList+0xbc>)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005920:	4b24      	ldr	r3, [pc, #144]	; (80059b4 <prvAddNewTaskToReadyList+0xb8>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d110      	bne.n	800594a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005928:	f000 fbe4 	bl	80060f4 <prvInitialiseTaskLists>
 800592c:	e00d      	b.n	800594a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800592e:	4b23      	ldr	r3, [pc, #140]	; (80059bc <prvAddNewTaskToReadyList+0xc0>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d109      	bne.n	800594a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005936:	4b20      	ldr	r3, [pc, #128]	; (80059b8 <prvAddNewTaskToReadyList+0xbc>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005940:	429a      	cmp	r2, r3
 8005942:	d802      	bhi.n	800594a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005944:	4a1c      	ldr	r2, [pc, #112]	; (80059b8 <prvAddNewTaskToReadyList+0xbc>)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800594a:	4b1d      	ldr	r3, [pc, #116]	; (80059c0 <prvAddNewTaskToReadyList+0xc4>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3301      	adds	r3, #1
 8005950:	4a1b      	ldr	r2, [pc, #108]	; (80059c0 <prvAddNewTaskToReadyList+0xc4>)
 8005952:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005958:	2201      	movs	r2, #1
 800595a:	409a      	lsls	r2, r3
 800595c:	4b19      	ldr	r3, [pc, #100]	; (80059c4 <prvAddNewTaskToReadyList+0xc8>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4313      	orrs	r3, r2
 8005962:	4a18      	ldr	r2, [pc, #96]	; (80059c4 <prvAddNewTaskToReadyList+0xc8>)
 8005964:	6013      	str	r3, [r2, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800596a:	4613      	mov	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	4413      	add	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4a15      	ldr	r2, [pc, #84]	; (80059c8 <prvAddNewTaskToReadyList+0xcc>)
 8005974:	441a      	add	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	3304      	adds	r3, #4
 800597a:	4619      	mov	r1, r3
 800597c:	4610      	mov	r0, r2
 800597e:	f7ff fe1c 	bl	80055ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005982:	f000 fdf7 	bl	8006574 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005986:	4b0d      	ldr	r3, [pc, #52]	; (80059bc <prvAddNewTaskToReadyList+0xc0>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00e      	beq.n	80059ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800598e:	4b0a      	ldr	r3, [pc, #40]	; (80059b8 <prvAddNewTaskToReadyList+0xbc>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	429a      	cmp	r2, r3
 800599a:	d207      	bcs.n	80059ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800599c:	4b0b      	ldr	r3, [pc, #44]	; (80059cc <prvAddNewTaskToReadyList+0xd0>)
 800599e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ac:	bf00      	nop
 80059ae:	3708      	adds	r7, #8
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	20000554 	.word	0x20000554
 80059b8:	20000454 	.word	0x20000454
 80059bc:	20000560 	.word	0x20000560
 80059c0:	20000570 	.word	0x20000570
 80059c4:	2000055c 	.word	0x2000055c
 80059c8:	20000458 	.word	0x20000458
 80059cc:	e000ed04 	.word	0xe000ed04

080059d0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80059d8:	f000 fd9e 	bl	8006518 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d102      	bne.n	80059e8 <vTaskDelete+0x18>
 80059e2:	4b38      	ldr	r3, [pc, #224]	; (8005ac4 <vTaskDelete+0xf4>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	e000      	b.n	80059ea <vTaskDelete+0x1a>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	3304      	adds	r3, #4
 80059f0:	4618      	mov	r0, r3
 80059f2:	f7ff fe3d 	bl	8005670 <uxListRemove>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d115      	bne.n	8005a28 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a00:	4931      	ldr	r1, [pc, #196]	; (8005ac8 <vTaskDelete+0xf8>)
 8005a02:	4613      	mov	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4413      	add	r3, r2
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	440b      	add	r3, r1
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10a      	bne.n	8005a28 <vTaskDelete+0x58>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a16:	2201      	movs	r2, #1
 8005a18:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1c:	43da      	mvns	r2, r3
 8005a1e:	4b2b      	ldr	r3, [pc, #172]	; (8005acc <vTaskDelete+0xfc>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4013      	ands	r3, r2
 8005a24:	4a29      	ldr	r2, [pc, #164]	; (8005acc <vTaskDelete+0xfc>)
 8005a26:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d004      	beq.n	8005a3a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	3318      	adds	r3, #24
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff fe1b 	bl	8005670 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005a3a:	4b25      	ldr	r3, [pc, #148]	; (8005ad0 <vTaskDelete+0x100>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	4a23      	ldr	r2, [pc, #140]	; (8005ad0 <vTaskDelete+0x100>)
 8005a42:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005a44:	4b1f      	ldr	r3, [pc, #124]	; (8005ac4 <vTaskDelete+0xf4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d10b      	bne.n	8005a66 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3304      	adds	r3, #4
 8005a52:	4619      	mov	r1, r3
 8005a54:	481f      	ldr	r0, [pc, #124]	; (8005ad4 <vTaskDelete+0x104>)
 8005a56:	f7ff fdb0 	bl	80055ba <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005a5a:	4b1f      	ldr	r3, [pc, #124]	; (8005ad8 <vTaskDelete+0x108>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	4a1d      	ldr	r2, [pc, #116]	; (8005ad8 <vTaskDelete+0x108>)
 8005a62:	6013      	str	r3, [r2, #0]
 8005a64:	e009      	b.n	8005a7a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005a66:	4b1d      	ldr	r3, [pc, #116]	; (8005adc <vTaskDelete+0x10c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	4a1b      	ldr	r2, [pc, #108]	; (8005adc <vTaskDelete+0x10c>)
 8005a6e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 fbab 	bl	80061cc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005a76:	f000 fbd7 	bl	8006228 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8005a7a:	f000 fd7b 	bl	8006574 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005a7e:	4b18      	ldr	r3, [pc, #96]	; (8005ae0 <vTaskDelete+0x110>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d01a      	beq.n	8005abc <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 8005a86:	4b0f      	ldr	r3, [pc, #60]	; (8005ac4 <vTaskDelete+0xf4>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d115      	bne.n	8005abc <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8005a90:	4b14      	ldr	r3, [pc, #80]	; (8005ae4 <vTaskDelete+0x114>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d009      	beq.n	8005aac <vTaskDelete+0xdc>
 8005a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a9c:	f383 8811 	msr	BASEPRI, r3
 8005aa0:	f3bf 8f6f 	isb	sy
 8005aa4:	f3bf 8f4f 	dsb	sy
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	e7fe      	b.n	8005aaa <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 8005aac:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <vTaskDelete+0x118>)
 8005aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005abc:	bf00      	nop
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	20000454 	.word	0x20000454
 8005ac8:	20000458 	.word	0x20000458
 8005acc:	2000055c 	.word	0x2000055c
 8005ad0:	20000570 	.word	0x20000570
 8005ad4:	20000528 	.word	0x20000528
 8005ad8:	2000053c 	.word	0x2000053c
 8005adc:	20000554 	.word	0x20000554
 8005ae0:	20000560 	.word	0x20000560
 8005ae4:	2000057c 	.word	0x2000057c
 8005ae8:	e000ed04 	.word	0xe000ed04

08005aec <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08a      	sub	sp, #40	; 0x28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005af6:	2300      	movs	r3, #0
 8005af8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d109      	bne.n	8005b14 <vTaskDelayUntil+0x28>
 8005b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b04:	f383 8811 	msr	BASEPRI, r3
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	617b      	str	r3, [r7, #20]
 8005b12:	e7fe      	b.n	8005b12 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d109      	bne.n	8005b2e <vTaskDelayUntil+0x42>
 8005b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b1e:	f383 8811 	msr	BASEPRI, r3
 8005b22:	f3bf 8f6f 	isb	sy
 8005b26:	f3bf 8f4f 	dsb	sy
 8005b2a:	613b      	str	r3, [r7, #16]
 8005b2c:	e7fe      	b.n	8005b2c <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8005b2e:	4b29      	ldr	r3, [pc, #164]	; (8005bd4 <vTaskDelayUntil+0xe8>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d009      	beq.n	8005b4a <vTaskDelayUntil+0x5e>
 8005b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	60fb      	str	r3, [r7, #12]
 8005b48:	e7fe      	b.n	8005b48 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 8005b4a:	f000 f8db 	bl	8005d04 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005b4e:	4b22      	ldr	r3, [pc, #136]	; (8005bd8 <vTaskDelayUntil+0xec>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6a3a      	ldr	r2, [r7, #32]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d20b      	bcs.n	8005b80 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d211      	bcs.n	8005b96 <vTaskDelayUntil+0xaa>
 8005b72:	69fa      	ldr	r2, [r7, #28]
 8005b74:	6a3b      	ldr	r3, [r7, #32]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d90d      	bls.n	8005b96 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b7e:	e00a      	b.n	8005b96 <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d303      	bcc.n	8005b92 <vTaskDelayUntil+0xa6>
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d901      	bls.n	8005b96 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8005b92:	2301      	movs	r3, #1
 8005b94:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	69fa      	ldr	r2, [r7, #28]
 8005b9a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d006      	beq.n	8005bb0 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005ba2:	69fa      	ldr	r2, [r7, #28]
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2100      	movs	r1, #0
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 fb60 	bl	8006270 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005bb0:	f000 f8b6 	bl	8005d20 <xTaskResumeAll>
 8005bb4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d107      	bne.n	8005bcc <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8005bbc:	4b07      	ldr	r3, [pc, #28]	; (8005bdc <vTaskDelayUntil+0xf0>)
 8005bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bcc:	bf00      	nop
 8005bce:	3728      	adds	r7, #40	; 0x28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	2000057c 	.word	0x2000057c
 8005bd8:	20000558 	.word	0x20000558
 8005bdc:	e000ed04 	.word	0xe000ed04

08005be0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005be8:	2300      	movs	r3, #0
 8005bea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d016      	beq.n	8005c20 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005bf2:	4b13      	ldr	r3, [pc, #76]	; (8005c40 <vTaskDelay+0x60>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d009      	beq.n	8005c0e <vTaskDelay+0x2e>
 8005bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfe:	f383 8811 	msr	BASEPRI, r3
 8005c02:	f3bf 8f6f 	isb	sy
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	60bb      	str	r3, [r7, #8]
 8005c0c:	e7fe      	b.n	8005c0c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005c0e:	f000 f879 	bl	8005d04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c12:	2100      	movs	r1, #0
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 fb2b 	bl	8006270 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c1a:	f000 f881 	bl	8005d20 <xTaskResumeAll>
 8005c1e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d107      	bne.n	8005c36 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005c26:	4b07      	ldr	r3, [pc, #28]	; (8005c44 <vTaskDelay+0x64>)
 8005c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c36:	bf00      	nop
 8005c38:	3710      	adds	r7, #16
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	2000057c 	.word	0x2000057c
 8005c44:	e000ed04 	.word	0xe000ed04

08005c48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b08a      	sub	sp, #40	; 0x28
 8005c4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c52:	2300      	movs	r3, #0
 8005c54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c56:	463a      	mov	r2, r7
 8005c58:	1d39      	adds	r1, r7, #4
 8005c5a:	f107 0308 	add.w	r3, r7, #8
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7fb fae2 	bl	8001228 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68ba      	ldr	r2, [r7, #8]
 8005c6a:	9202      	str	r2, [sp, #8]
 8005c6c:	9301      	str	r3, [sp, #4]
 8005c6e:	2300      	movs	r3, #0
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	2300      	movs	r3, #0
 8005c74:	460a      	mov	r2, r1
 8005c76:	491d      	ldr	r1, [pc, #116]	; (8005cec <vTaskStartScheduler+0xa4>)
 8005c78:	481d      	ldr	r0, [pc, #116]	; (8005cf0 <vTaskStartScheduler+0xa8>)
 8005c7a:	f7ff fd22 	bl	80056c2 <xTaskCreateStatic>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <vTaskStartScheduler+0xac>)
 8005c82:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c84:	4b1b      	ldr	r3, [pc, #108]	; (8005cf4 <vTaskStartScheduler+0xac>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d002      	beq.n	8005c92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	617b      	str	r3, [r7, #20]
 8005c90:	e001      	b.n	8005c96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c92:	2300      	movs	r3, #0
 8005c94:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d115      	bne.n	8005cc8 <vTaskStartScheduler+0x80>
 8005c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca0:	f383 8811 	msr	BASEPRI, r3
 8005ca4:	f3bf 8f6f 	isb	sy
 8005ca8:	f3bf 8f4f 	dsb	sy
 8005cac:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cae:	4b12      	ldr	r3, [pc, #72]	; (8005cf8 <vTaskStartScheduler+0xb0>)
 8005cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cb6:	4b11      	ldr	r3, [pc, #68]	; (8005cfc <vTaskStartScheduler+0xb4>)
 8005cb8:	2201      	movs	r2, #1
 8005cba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005cbc:	4b10      	ldr	r3, [pc, #64]	; (8005d00 <vTaskStartScheduler+0xb8>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005cc2:	f000 fbb9 	bl	8006438 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005cc6:	e00d      	b.n	8005ce4 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cce:	d109      	bne.n	8005ce4 <vTaskStartScheduler+0x9c>
 8005cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd4:	f383 8811 	msr	BASEPRI, r3
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	f3bf 8f4f 	dsb	sy
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	e7fe      	b.n	8005ce2 <vTaskStartScheduler+0x9a>
}
 8005ce4:	bf00      	nop
 8005ce6:	3718      	adds	r7, #24
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	08008d10 	.word	0x08008d10
 8005cf0:	080060c5 	.word	0x080060c5
 8005cf4:	20000578 	.word	0x20000578
 8005cf8:	20000574 	.word	0x20000574
 8005cfc:	20000560 	.word	0x20000560
 8005d00:	20000558 	.word	0x20000558

08005d04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005d08:	4b04      	ldr	r3, [pc, #16]	; (8005d1c <vTaskSuspendAll+0x18>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	4a03      	ldr	r2, [pc, #12]	; (8005d1c <vTaskSuspendAll+0x18>)
 8005d10:	6013      	str	r3, [r2, #0]
}
 8005d12:	bf00      	nop
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bc80      	pop	{r7}
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	2000057c 	.word	0x2000057c

08005d20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d26:	2300      	movs	r3, #0
 8005d28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d2e:	4b41      	ldr	r3, [pc, #260]	; (8005e34 <xTaskResumeAll+0x114>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <xTaskResumeAll+0x2a>
 8005d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	603b      	str	r3, [r7, #0]
 8005d48:	e7fe      	b.n	8005d48 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d4a:	f000 fbe5 	bl	8006518 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d4e:	4b39      	ldr	r3, [pc, #228]	; (8005e34 <xTaskResumeAll+0x114>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	4a37      	ldr	r2, [pc, #220]	; (8005e34 <xTaskResumeAll+0x114>)
 8005d56:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d58:	4b36      	ldr	r3, [pc, #216]	; (8005e34 <xTaskResumeAll+0x114>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d161      	bne.n	8005e24 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d60:	4b35      	ldr	r3, [pc, #212]	; (8005e38 <xTaskResumeAll+0x118>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d05d      	beq.n	8005e24 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d68:	e02e      	b.n	8005dc8 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005d6a:	4b34      	ldr	r3, [pc, #208]	; (8005e3c <xTaskResumeAll+0x11c>)
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	3318      	adds	r3, #24
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff fc7a 	bl	8005670 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	3304      	adds	r3, #4
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7ff fc75 	bl	8005670 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	409a      	lsls	r2, r3
 8005d8e:	4b2c      	ldr	r3, [pc, #176]	; (8005e40 <xTaskResumeAll+0x120>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	4a2a      	ldr	r2, [pc, #168]	; (8005e40 <xTaskResumeAll+0x120>)
 8005d96:	6013      	str	r3, [r2, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	4413      	add	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4a27      	ldr	r2, [pc, #156]	; (8005e44 <xTaskResumeAll+0x124>)
 8005da6:	441a      	add	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	3304      	adds	r3, #4
 8005dac:	4619      	mov	r1, r3
 8005dae:	4610      	mov	r0, r2
 8005db0:	f7ff fc03 	bl	80055ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005db8:	4b23      	ldr	r3, [pc, #140]	; (8005e48 <xTaskResumeAll+0x128>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d302      	bcc.n	8005dc8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8005dc2:	4b22      	ldr	r3, [pc, #136]	; (8005e4c <xTaskResumeAll+0x12c>)
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dc8:	4b1c      	ldr	r3, [pc, #112]	; (8005e3c <xTaskResumeAll+0x11c>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1cc      	bne.n	8005d6a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005dd6:	f000 fa27 	bl	8006228 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005dda:	4b1d      	ldr	r3, [pc, #116]	; (8005e50 <xTaskResumeAll+0x130>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d010      	beq.n	8005e08 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005de6:	f000 f857 	bl	8005e98 <xTaskIncrementTick>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d002      	beq.n	8005df6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005df0:	4b16      	ldr	r3, [pc, #88]	; (8005e4c <xTaskResumeAll+0x12c>)
 8005df2:	2201      	movs	r2, #1
 8005df4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f1      	bne.n	8005de6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8005e02:	4b13      	ldr	r3, [pc, #76]	; (8005e50 <xTaskResumeAll+0x130>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e08:	4b10      	ldr	r3, [pc, #64]	; (8005e4c <xTaskResumeAll+0x12c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d009      	beq.n	8005e24 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e10:	2301      	movs	r3, #1
 8005e12:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e14:	4b0f      	ldr	r3, [pc, #60]	; (8005e54 <xTaskResumeAll+0x134>)
 8005e16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e1a:	601a      	str	r2, [r3, #0]
 8005e1c:	f3bf 8f4f 	dsb	sy
 8005e20:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e24:	f000 fba6 	bl	8006574 <vPortExitCritical>

	return xAlreadyYielded;
 8005e28:	68bb      	ldr	r3, [r7, #8]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	2000057c 	.word	0x2000057c
 8005e38:	20000554 	.word	0x20000554
 8005e3c:	20000514 	.word	0x20000514
 8005e40:	2000055c 	.word	0x2000055c
 8005e44:	20000458 	.word	0x20000458
 8005e48:	20000454 	.word	0x20000454
 8005e4c:	20000568 	.word	0x20000568
 8005e50:	20000564 	.word	0x20000564
 8005e54:	e000ed04 	.word	0xe000ed04

08005e58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e5e:	4b04      	ldr	r3, [pc, #16]	; (8005e70 <xTaskGetTickCount+0x18>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e64:	687b      	ldr	r3, [r7, #4]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr
 8005e70:	20000558 	.word	0x20000558

08005e74 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e7a:	f000 fc07 	bl	800668c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005e7e:	2300      	movs	r3, #0
 8005e80:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005e82:	4b04      	ldr	r3, [pc, #16]	; (8005e94 <xTaskGetTickCountFromISR+0x20>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e88:	683b      	ldr	r3, [r7, #0]
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3708      	adds	r7, #8
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	20000558 	.word	0x20000558

08005e98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ea2:	4b50      	ldr	r3, [pc, #320]	; (8005fe4 <xTaskIncrementTick+0x14c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f040 808c 	bne.w	8005fc4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005eac:	4b4e      	ldr	r3, [pc, #312]	; (8005fe8 <xTaskIncrementTick+0x150>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005eb4:	4a4c      	ldr	r2, [pc, #304]	; (8005fe8 <xTaskIncrementTick+0x150>)
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d11f      	bne.n	8005f00 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ec0:	4b4a      	ldr	r3, [pc, #296]	; (8005fec <xTaskIncrementTick+0x154>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d009      	beq.n	8005ede <xTaskIncrementTick+0x46>
 8005eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	603b      	str	r3, [r7, #0]
 8005edc:	e7fe      	b.n	8005edc <xTaskIncrementTick+0x44>
 8005ede:	4b43      	ldr	r3, [pc, #268]	; (8005fec <xTaskIncrementTick+0x154>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60fb      	str	r3, [r7, #12]
 8005ee4:	4b42      	ldr	r3, [pc, #264]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a40      	ldr	r2, [pc, #256]	; (8005fec <xTaskIncrementTick+0x154>)
 8005eea:	6013      	str	r3, [r2, #0]
 8005eec:	4a40      	ldr	r2, [pc, #256]	; (8005ff0 <xTaskIncrementTick+0x158>)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6013      	str	r3, [r2, #0]
 8005ef2:	4b40      	ldr	r3, [pc, #256]	; (8005ff4 <xTaskIncrementTick+0x15c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	4a3e      	ldr	r2, [pc, #248]	; (8005ff4 <xTaskIncrementTick+0x15c>)
 8005efa:	6013      	str	r3, [r2, #0]
 8005efc:	f000 f994 	bl	8006228 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f00:	4b3d      	ldr	r3, [pc, #244]	; (8005ff8 <xTaskIncrementTick+0x160>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d34d      	bcc.n	8005fa6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f0a:	4b38      	ldr	r3, [pc, #224]	; (8005fec <xTaskIncrementTick+0x154>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <xTaskIncrementTick+0x80>
 8005f14:	2301      	movs	r3, #1
 8005f16:	e000      	b.n	8005f1a <xTaskIncrementTick+0x82>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d004      	beq.n	8005f28 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f1e:	4b36      	ldr	r3, [pc, #216]	; (8005ff8 <xTaskIncrementTick+0x160>)
 8005f20:	f04f 32ff 	mov.w	r2, #4294967295
 8005f24:	601a      	str	r2, [r3, #0]
					break;
 8005f26:	e03e      	b.n	8005fa6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f28:	4b30      	ldr	r3, [pc, #192]	; (8005fec <xTaskIncrementTick+0x154>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d203      	bcs.n	8005f48 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f40:	4a2d      	ldr	r2, [pc, #180]	; (8005ff8 <xTaskIncrementTick+0x160>)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6013      	str	r3, [r2, #0]
						break;
 8005f46:	e02e      	b.n	8005fa6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff fb8f 	bl	8005670 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d004      	beq.n	8005f64 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	3318      	adds	r3, #24
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff fb86 	bl	8005670 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f68:	2201      	movs	r2, #1
 8005f6a:	409a      	lsls	r2, r3
 8005f6c:	4b23      	ldr	r3, [pc, #140]	; (8005ffc <xTaskIncrementTick+0x164>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	4a22      	ldr	r2, [pc, #136]	; (8005ffc <xTaskIncrementTick+0x164>)
 8005f74:	6013      	str	r3, [r2, #0]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4a1f      	ldr	r2, [pc, #124]	; (8006000 <xTaskIncrementTick+0x168>)
 8005f84:	441a      	add	r2, r3
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	3304      	adds	r3, #4
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	4610      	mov	r0, r2
 8005f8e:	f7ff fb14 	bl	80055ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f96:	4b1b      	ldr	r3, [pc, #108]	; (8006004 <xTaskIncrementTick+0x16c>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d3b4      	bcc.n	8005f0a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fa4:	e7b1      	b.n	8005f0a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005fa6:	4b17      	ldr	r3, [pc, #92]	; (8006004 <xTaskIncrementTick+0x16c>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fac:	4914      	ldr	r1, [pc, #80]	; (8006000 <xTaskIncrementTick+0x168>)
 8005fae:	4613      	mov	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4413      	add	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	440b      	add	r3, r1
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d907      	bls.n	8005fce <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	617b      	str	r3, [r7, #20]
 8005fc2:	e004      	b.n	8005fce <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005fc4:	4b10      	ldr	r3, [pc, #64]	; (8006008 <xTaskIncrementTick+0x170>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	4a0f      	ldr	r2, [pc, #60]	; (8006008 <xTaskIncrementTick+0x170>)
 8005fcc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005fce:	4b0f      	ldr	r3, [pc, #60]	; (800600c <xTaskIncrementTick+0x174>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005fda:	697b      	ldr	r3, [r7, #20]
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3718      	adds	r7, #24
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	2000057c 	.word	0x2000057c
 8005fe8:	20000558 	.word	0x20000558
 8005fec:	2000050c 	.word	0x2000050c
 8005ff0:	20000510 	.word	0x20000510
 8005ff4:	2000056c 	.word	0x2000056c
 8005ff8:	20000574 	.word	0x20000574
 8005ffc:	2000055c 	.word	0x2000055c
 8006000:	20000458 	.word	0x20000458
 8006004:	20000454 	.word	0x20000454
 8006008:	20000564 	.word	0x20000564
 800600c:	20000568 	.word	0x20000568

08006010 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006016:	4b26      	ldr	r3, [pc, #152]	; (80060b0 <vTaskSwitchContext+0xa0>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800601e:	4b25      	ldr	r3, [pc, #148]	; (80060b4 <vTaskSwitchContext+0xa4>)
 8006020:	2201      	movs	r2, #1
 8006022:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006024:	e03e      	b.n	80060a4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8006026:	4b23      	ldr	r3, [pc, #140]	; (80060b4 <vTaskSwitchContext+0xa4>)
 8006028:	2200      	movs	r2, #0
 800602a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800602c:	4b22      	ldr	r3, [pc, #136]	; (80060b8 <vTaskSwitchContext+0xa8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	fab3 f383 	clz	r3, r3
 8006038:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800603a:	7afb      	ldrb	r3, [r7, #11]
 800603c:	f1c3 031f 	rsb	r3, r3, #31
 8006040:	617b      	str	r3, [r7, #20]
 8006042:	491e      	ldr	r1, [pc, #120]	; (80060bc <vTaskSwitchContext+0xac>)
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	4613      	mov	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	440b      	add	r3, r1
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <vTaskSwitchContext+0x5a>
	__asm volatile
 8006056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800605a:	f383 8811 	msr	BASEPRI, r3
 800605e:	f3bf 8f6f 	isb	sy
 8006062:	f3bf 8f4f 	dsb	sy
 8006066:	607b      	str	r3, [r7, #4]
 8006068:	e7fe      	b.n	8006068 <vTaskSwitchContext+0x58>
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4613      	mov	r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	4413      	add	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4a11      	ldr	r2, [pc, #68]	; (80060bc <vTaskSwitchContext+0xac>)
 8006076:	4413      	add	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	605a      	str	r2, [r3, #4]
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	3308      	adds	r3, #8
 800608c:	429a      	cmp	r2, r3
 800608e:	d104      	bne.n	800609a <vTaskSwitchContext+0x8a>
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	605a      	str	r2, [r3, #4]
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	4a07      	ldr	r2, [pc, #28]	; (80060c0 <vTaskSwitchContext+0xb0>)
 80060a2:	6013      	str	r3, [r2, #0]
}
 80060a4:	bf00      	nop
 80060a6:	371c      	adds	r7, #28
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bc80      	pop	{r7}
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	2000057c 	.word	0x2000057c
 80060b4:	20000568 	.word	0x20000568
 80060b8:	2000055c 	.word	0x2000055c
 80060bc:	20000458 	.word	0x20000458
 80060c0:	20000454 	.word	0x20000454

080060c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80060cc:	f000 f852 	bl	8006174 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80060d0:	4b06      	ldr	r3, [pc, #24]	; (80060ec <prvIdleTask+0x28>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d9f9      	bls.n	80060cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80060d8:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <prvIdleTask+0x2c>)
 80060da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060de:	601a      	str	r2, [r3, #0]
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80060e8:	e7f0      	b.n	80060cc <prvIdleTask+0x8>
 80060ea:	bf00      	nop
 80060ec:	20000458 	.word	0x20000458
 80060f0:	e000ed04 	.word	0xe000ed04

080060f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060fa:	2300      	movs	r3, #0
 80060fc:	607b      	str	r3, [r7, #4]
 80060fe:	e00c      	b.n	800611a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	4613      	mov	r3, r2
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	4a12      	ldr	r2, [pc, #72]	; (8006154 <prvInitialiseTaskLists+0x60>)
 800610c:	4413      	add	r3, r2
 800610e:	4618      	mov	r0, r3
 8006110:	f7ff fa28 	bl	8005564 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3301      	adds	r3, #1
 8006118:	607b      	str	r3, [r7, #4]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b06      	cmp	r3, #6
 800611e:	d9ef      	bls.n	8006100 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006120:	480d      	ldr	r0, [pc, #52]	; (8006158 <prvInitialiseTaskLists+0x64>)
 8006122:	f7ff fa1f 	bl	8005564 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006126:	480d      	ldr	r0, [pc, #52]	; (800615c <prvInitialiseTaskLists+0x68>)
 8006128:	f7ff fa1c 	bl	8005564 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800612c:	480c      	ldr	r0, [pc, #48]	; (8006160 <prvInitialiseTaskLists+0x6c>)
 800612e:	f7ff fa19 	bl	8005564 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006132:	480c      	ldr	r0, [pc, #48]	; (8006164 <prvInitialiseTaskLists+0x70>)
 8006134:	f7ff fa16 	bl	8005564 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006138:	480b      	ldr	r0, [pc, #44]	; (8006168 <prvInitialiseTaskLists+0x74>)
 800613a:	f7ff fa13 	bl	8005564 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800613e:	4b0b      	ldr	r3, [pc, #44]	; (800616c <prvInitialiseTaskLists+0x78>)
 8006140:	4a05      	ldr	r2, [pc, #20]	; (8006158 <prvInitialiseTaskLists+0x64>)
 8006142:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006144:	4b0a      	ldr	r3, [pc, #40]	; (8006170 <prvInitialiseTaskLists+0x7c>)
 8006146:	4a05      	ldr	r2, [pc, #20]	; (800615c <prvInitialiseTaskLists+0x68>)
 8006148:	601a      	str	r2, [r3, #0]
}
 800614a:	bf00      	nop
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	20000458 	.word	0x20000458
 8006158:	200004e4 	.word	0x200004e4
 800615c:	200004f8 	.word	0x200004f8
 8006160:	20000514 	.word	0x20000514
 8006164:	20000528 	.word	0x20000528
 8006168:	20000540 	.word	0x20000540
 800616c:	2000050c 	.word	0x2000050c
 8006170:	20000510 	.word	0x20000510

08006174 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800617a:	e019      	b.n	80061b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800617c:	f000 f9cc 	bl	8006518 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006180:	4b0f      	ldr	r3, [pc, #60]	; (80061c0 <prvCheckTasksWaitingTermination+0x4c>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	3304      	adds	r3, #4
 800618c:	4618      	mov	r0, r3
 800618e:	f7ff fa6f 	bl	8005670 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006192:	4b0c      	ldr	r3, [pc, #48]	; (80061c4 <prvCheckTasksWaitingTermination+0x50>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3b01      	subs	r3, #1
 8006198:	4a0a      	ldr	r2, [pc, #40]	; (80061c4 <prvCheckTasksWaitingTermination+0x50>)
 800619a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800619c:	4b0a      	ldr	r3, [pc, #40]	; (80061c8 <prvCheckTasksWaitingTermination+0x54>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	4a09      	ldr	r2, [pc, #36]	; (80061c8 <prvCheckTasksWaitingTermination+0x54>)
 80061a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80061a6:	f000 f9e5 	bl	8006574 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f80e 	bl	80061cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061b0:	4b05      	ldr	r3, [pc, #20]	; (80061c8 <prvCheckTasksWaitingTermination+0x54>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1e1      	bne.n	800617c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80061b8:	bf00      	nop
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	20000528 	.word	0x20000528
 80061c4:	20000554 	.word	0x20000554
 80061c8:	2000053c 	.word	0x2000053c

080061cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d108      	bne.n	80061f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e2:	4618      	mov	r0, r3
 80061e4:	f000 fb50 	bl	8006888 <vPortFree>
				vPortFree( pxTCB );
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fb4d 	bl	8006888 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80061ee:	e017      	b.n	8006220 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d103      	bne.n	8006202 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 fb44 	bl	8006888 <vPortFree>
	}
 8006200:	e00e      	b.n	8006220 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006208:	2b02      	cmp	r3, #2
 800620a:	d009      	beq.n	8006220 <prvDeleteTCB+0x54>
 800620c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006210:	f383 8811 	msr	BASEPRI, r3
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	60fb      	str	r3, [r7, #12]
 800621e:	e7fe      	b.n	800621e <prvDeleteTCB+0x52>
	}
 8006220:	bf00      	nop
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800622e:	4b0e      	ldr	r3, [pc, #56]	; (8006268 <prvResetNextTaskUnblockTime+0x40>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <prvResetNextTaskUnblockTime+0x14>
 8006238:	2301      	movs	r3, #1
 800623a:	e000      	b.n	800623e <prvResetNextTaskUnblockTime+0x16>
 800623c:	2300      	movs	r3, #0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d004      	beq.n	800624c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006242:	4b0a      	ldr	r3, [pc, #40]	; (800626c <prvResetNextTaskUnblockTime+0x44>)
 8006244:	f04f 32ff 	mov.w	r2, #4294967295
 8006248:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800624a:	e008      	b.n	800625e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800624c:	4b06      	ldr	r3, [pc, #24]	; (8006268 <prvResetNextTaskUnblockTime+0x40>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	4a04      	ldr	r2, [pc, #16]	; (800626c <prvResetNextTaskUnblockTime+0x44>)
 800625c:	6013      	str	r3, [r2, #0]
}
 800625e:	bf00      	nop
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	bc80      	pop	{r7}
 8006266:	4770      	bx	lr
 8006268:	2000050c 	.word	0x2000050c
 800626c:	20000574 	.word	0x20000574

08006270 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800627a:	4b29      	ldr	r3, [pc, #164]	; (8006320 <prvAddCurrentTaskToDelayedList+0xb0>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006280:	4b28      	ldr	r3, [pc, #160]	; (8006324 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	3304      	adds	r3, #4
 8006286:	4618      	mov	r0, r3
 8006288:	f7ff f9f2 	bl	8005670 <uxListRemove>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10b      	bne.n	80062aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006292:	4b24      	ldr	r3, [pc, #144]	; (8006324 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006298:	2201      	movs	r2, #1
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	43da      	mvns	r2, r3
 80062a0:	4b21      	ldr	r3, [pc, #132]	; (8006328 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4013      	ands	r3, r2
 80062a6:	4a20      	ldr	r2, [pc, #128]	; (8006328 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b0:	d10a      	bne.n	80062c8 <prvAddCurrentTaskToDelayedList+0x58>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d007      	beq.n	80062c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062b8:	4b1a      	ldr	r3, [pc, #104]	; (8006324 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	3304      	adds	r3, #4
 80062be:	4619      	mov	r1, r3
 80062c0:	481a      	ldr	r0, [pc, #104]	; (800632c <prvAddCurrentTaskToDelayedList+0xbc>)
 80062c2:	f7ff f97a 	bl	80055ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062c6:	e026      	b.n	8006316 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4413      	add	r3, r2
 80062ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062d0:	4b14      	ldr	r3, [pc, #80]	; (8006324 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68ba      	ldr	r2, [r7, #8]
 80062d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d209      	bcs.n	80062f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062e0:	4b13      	ldr	r3, [pc, #76]	; (8006330 <prvAddCurrentTaskToDelayedList+0xc0>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	4b0f      	ldr	r3, [pc, #60]	; (8006324 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	3304      	adds	r3, #4
 80062ea:	4619      	mov	r1, r3
 80062ec:	4610      	mov	r0, r2
 80062ee:	f7ff f987 	bl	8005600 <vListInsert>
}
 80062f2:	e010      	b.n	8006316 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062f4:	4b0f      	ldr	r3, [pc, #60]	; (8006334 <prvAddCurrentTaskToDelayedList+0xc4>)
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	4b0a      	ldr	r3, [pc, #40]	; (8006324 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	3304      	adds	r3, #4
 80062fe:	4619      	mov	r1, r3
 8006300:	4610      	mov	r0, r2
 8006302:	f7ff f97d 	bl	8005600 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006306:	4b0c      	ldr	r3, [pc, #48]	; (8006338 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	429a      	cmp	r2, r3
 800630e:	d202      	bcs.n	8006316 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006310:	4a09      	ldr	r2, [pc, #36]	; (8006338 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	6013      	str	r3, [r2, #0]
}
 8006316:	bf00      	nop
 8006318:	3710      	adds	r7, #16
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}
 800631e:	bf00      	nop
 8006320:	20000558 	.word	0x20000558
 8006324:	20000454 	.word	0x20000454
 8006328:	2000055c 	.word	0x2000055c
 800632c:	20000540 	.word	0x20000540
 8006330:	20000510 	.word	0x20000510
 8006334:	2000050c 	.word	0x2000050c
 8006338:	20000574 	.word	0x20000574

0800633c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3b04      	subs	r3, #4
 800634c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006354:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	3b04      	subs	r3, #4
 800635a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	f023 0201 	bic.w	r2, r3, #1
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	3b04      	subs	r3, #4
 800636a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800636c:	4a08      	ldr	r2, [pc, #32]	; (8006390 <pxPortInitialiseStack+0x54>)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	3b14      	subs	r3, #20
 8006376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	3b20      	subs	r3, #32
 8006382:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006384:	68fb      	ldr	r3, [r7, #12]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3714      	adds	r7, #20
 800638a:	46bd      	mov	sp, r7
 800638c:	bc80      	pop	{r7}
 800638e:	4770      	bx	lr
 8006390:	08006395 	.word	0x08006395

08006394 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800639a:	2300      	movs	r3, #0
 800639c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800639e:	4b10      	ldr	r3, [pc, #64]	; (80063e0 <prvTaskExitError+0x4c>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a6:	d009      	beq.n	80063bc <prvTaskExitError+0x28>
 80063a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ac:	f383 8811 	msr	BASEPRI, r3
 80063b0:	f3bf 8f6f 	isb	sy
 80063b4:	f3bf 8f4f 	dsb	sy
 80063b8:	60fb      	str	r3, [r7, #12]
 80063ba:	e7fe      	b.n	80063ba <prvTaskExitError+0x26>
 80063bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c0:	f383 8811 	msr	BASEPRI, r3
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80063ce:	bf00      	nop
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d0fc      	beq.n	80063d0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80063d6:	bf00      	nop
 80063d8:	3714      	adds	r7, #20
 80063da:	46bd      	mov	sp, r7
 80063dc:	bc80      	pop	{r7}
 80063de:	4770      	bx	lr
 80063e0:	2000000c 	.word	0x2000000c
	...

080063f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80063f0:	4b07      	ldr	r3, [pc, #28]	; (8006410 <pxCurrentTCBConst2>)
 80063f2:	6819      	ldr	r1, [r3, #0]
 80063f4:	6808      	ldr	r0, [r1, #0]
 80063f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80063fa:	f380 8809 	msr	PSP, r0
 80063fe:	f3bf 8f6f 	isb	sy
 8006402:	f04f 0000 	mov.w	r0, #0
 8006406:	f380 8811 	msr	BASEPRI, r0
 800640a:	f04e 0e0d 	orr.w	lr, lr, #13
 800640e:	4770      	bx	lr

08006410 <pxCurrentTCBConst2>:
 8006410:	20000454 	.word	0x20000454
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop

08006418 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006418:	4806      	ldr	r0, [pc, #24]	; (8006434 <prvPortStartFirstTask+0x1c>)
 800641a:	6800      	ldr	r0, [r0, #0]
 800641c:	6800      	ldr	r0, [r0, #0]
 800641e:	f380 8808 	msr	MSP, r0
 8006422:	b662      	cpsie	i
 8006424:	b661      	cpsie	f
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	df00      	svc	0
 8006430:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006432:	bf00      	nop
 8006434:	e000ed08 	.word	0xe000ed08

08006438 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800643e:	4b31      	ldr	r3, [pc, #196]	; (8006504 <xPortStartScheduler+0xcc>)
 8006440:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	b2db      	uxtb	r3, r3
 8006448:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	22ff      	movs	r2, #255	; 0xff
 800644e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	b2db      	uxtb	r3, r3
 8006456:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006458:	78fb      	ldrb	r3, [r7, #3]
 800645a:	b2db      	uxtb	r3, r3
 800645c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006460:	b2da      	uxtb	r2, r3
 8006462:	4b29      	ldr	r3, [pc, #164]	; (8006508 <xPortStartScheduler+0xd0>)
 8006464:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006466:	4b29      	ldr	r3, [pc, #164]	; (800650c <xPortStartScheduler+0xd4>)
 8006468:	2207      	movs	r2, #7
 800646a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800646c:	e009      	b.n	8006482 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800646e:	4b27      	ldr	r3, [pc, #156]	; (800650c <xPortStartScheduler+0xd4>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	3b01      	subs	r3, #1
 8006474:	4a25      	ldr	r2, [pc, #148]	; (800650c <xPortStartScheduler+0xd4>)
 8006476:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006478:	78fb      	ldrb	r3, [r7, #3]
 800647a:	b2db      	uxtb	r3, r3
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	b2db      	uxtb	r3, r3
 8006480:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006482:	78fb      	ldrb	r3, [r7, #3]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800648a:	2b80      	cmp	r3, #128	; 0x80
 800648c:	d0ef      	beq.n	800646e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800648e:	4b1f      	ldr	r3, [pc, #124]	; (800650c <xPortStartScheduler+0xd4>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f1c3 0307 	rsb	r3, r3, #7
 8006496:	2b04      	cmp	r3, #4
 8006498:	d009      	beq.n	80064ae <xPortStartScheduler+0x76>
 800649a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	60bb      	str	r3, [r7, #8]
 80064ac:	e7fe      	b.n	80064ac <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064ae:	4b17      	ldr	r3, [pc, #92]	; (800650c <xPortStartScheduler+0xd4>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	021b      	lsls	r3, r3, #8
 80064b4:	4a15      	ldr	r2, [pc, #84]	; (800650c <xPortStartScheduler+0xd4>)
 80064b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064b8:	4b14      	ldr	r3, [pc, #80]	; (800650c <xPortStartScheduler+0xd4>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80064c0:	4a12      	ldr	r2, [pc, #72]	; (800650c <xPortStartScheduler+0xd4>)
 80064c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064cc:	4b10      	ldr	r3, [pc, #64]	; (8006510 <xPortStartScheduler+0xd8>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a0f      	ldr	r2, [pc, #60]	; (8006510 <xPortStartScheduler+0xd8>)
 80064d2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80064d8:	4b0d      	ldr	r3, [pc, #52]	; (8006510 <xPortStartScheduler+0xd8>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a0c      	ldr	r2, [pc, #48]	; (8006510 <xPortStartScheduler+0xd8>)
 80064de:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80064e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80064e4:	f000 f8b0 	bl	8006648 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80064e8:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <xPortStartScheduler+0xdc>)
 80064ea:	2200      	movs	r2, #0
 80064ec:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80064ee:	f7ff ff93 	bl	8006418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80064f2:	f7ff fd8d 	bl	8006010 <vTaskSwitchContext>
	prvTaskExitError();
 80064f6:	f7ff ff4d 	bl	8006394 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	e000e400 	.word	0xe000e400
 8006508:	20000580 	.word	0x20000580
 800650c:	20000584 	.word	0x20000584
 8006510:	e000ed20 	.word	0xe000ed20
 8006514:	2000000c 	.word	0x2000000c

08006518 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006530:	4b0e      	ldr	r3, [pc, #56]	; (800656c <vPortEnterCritical+0x54>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	3301      	adds	r3, #1
 8006536:	4a0d      	ldr	r2, [pc, #52]	; (800656c <vPortEnterCritical+0x54>)
 8006538:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800653a:	4b0c      	ldr	r3, [pc, #48]	; (800656c <vPortEnterCritical+0x54>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d10e      	bne.n	8006560 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006542:	4b0b      	ldr	r3, [pc, #44]	; (8006570 <vPortEnterCritical+0x58>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	b2db      	uxtb	r3, r3
 8006548:	2b00      	cmp	r3, #0
 800654a:	d009      	beq.n	8006560 <vPortEnterCritical+0x48>
 800654c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	603b      	str	r3, [r7, #0]
 800655e:	e7fe      	b.n	800655e <vPortEnterCritical+0x46>
	}
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	2000000c 	.word	0x2000000c
 8006570:	e000ed04 	.word	0xe000ed04

08006574 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800657a:	4b10      	ldr	r3, [pc, #64]	; (80065bc <vPortExitCritical+0x48>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d109      	bne.n	8006596 <vPortExitCritical+0x22>
 8006582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	607b      	str	r3, [r7, #4]
 8006594:	e7fe      	b.n	8006594 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006596:	4b09      	ldr	r3, [pc, #36]	; (80065bc <vPortExitCritical+0x48>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	3b01      	subs	r3, #1
 800659c:	4a07      	ldr	r2, [pc, #28]	; (80065bc <vPortExitCritical+0x48>)
 800659e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80065a0:	4b06      	ldr	r3, [pc, #24]	; (80065bc <vPortExitCritical+0x48>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d104      	bne.n	80065b2 <vPortExitCritical+0x3e>
 80065a8:	2300      	movs	r3, #0
 80065aa:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80065b2:	bf00      	nop
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bc80      	pop	{r7}
 80065ba:	4770      	bx	lr
 80065bc:	2000000c 	.word	0x2000000c

080065c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80065c0:	f3ef 8009 	mrs	r0, PSP
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	4b0d      	ldr	r3, [pc, #52]	; (8006600 <pxCurrentTCBConst>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80065d0:	6010      	str	r0, [r2, #0]
 80065d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80065d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80065da:	f380 8811 	msr	BASEPRI, r0
 80065de:	f7ff fd17 	bl	8006010 <vTaskSwitchContext>
 80065e2:	f04f 0000 	mov.w	r0, #0
 80065e6:	f380 8811 	msr	BASEPRI, r0
 80065ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80065ee:	6819      	ldr	r1, [r3, #0]
 80065f0:	6808      	ldr	r0, [r1, #0]
 80065f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80065f6:	f380 8809 	msr	PSP, r0
 80065fa:	f3bf 8f6f 	isb	sy
 80065fe:	4770      	bx	lr

08006600 <pxCurrentTCBConst>:
 8006600:	20000454 	.word	0x20000454
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop

08006608 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006620:	f7ff fc3a 	bl	8005e98 <xTaskIncrementTick>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d003      	beq.n	8006632 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800662a:	4b06      	ldr	r3, [pc, #24]	; (8006644 <SysTick_Handler+0x3c>)
 800662c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	2300      	movs	r3, #0
 8006634:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800663c:	bf00      	nop
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	e000ed04 	.word	0xe000ed04

08006648 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800664c:	4b0a      	ldr	r3, [pc, #40]	; (8006678 <vPortSetupTimerInterrupt+0x30>)
 800664e:	2200      	movs	r2, #0
 8006650:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006652:	4b0a      	ldr	r3, [pc, #40]	; (800667c <vPortSetupTimerInterrupt+0x34>)
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006658:	4b09      	ldr	r3, [pc, #36]	; (8006680 <vPortSetupTimerInterrupt+0x38>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a09      	ldr	r2, [pc, #36]	; (8006684 <vPortSetupTimerInterrupt+0x3c>)
 800665e:	fba2 2303 	umull	r2, r3, r2, r3
 8006662:	099b      	lsrs	r3, r3, #6
 8006664:	4a08      	ldr	r2, [pc, #32]	; (8006688 <vPortSetupTimerInterrupt+0x40>)
 8006666:	3b01      	subs	r3, #1
 8006668:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800666a:	4b03      	ldr	r3, [pc, #12]	; (8006678 <vPortSetupTimerInterrupt+0x30>)
 800666c:	2207      	movs	r2, #7
 800666e:	601a      	str	r2, [r3, #0]
}
 8006670:	bf00      	nop
 8006672:	46bd      	mov	sp, r7
 8006674:	bc80      	pop	{r7}
 8006676:	4770      	bx	lr
 8006678:	e000e010 	.word	0xe000e010
 800667c:	e000e018 	.word	0xe000e018
 8006680:	20000000 	.word	0x20000000
 8006684:	10624dd3 	.word	0x10624dd3
 8006688:	e000e014 	.word	0xe000e014

0800668c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800668c:	b480      	push	{r7}
 800668e:	b085      	sub	sp, #20
 8006690:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006692:	f3ef 8305 	mrs	r3, IPSR
 8006696:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2b0f      	cmp	r3, #15
 800669c:	d913      	bls.n	80066c6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800669e:	4a15      	ldr	r2, [pc, #84]	; (80066f4 <vPortValidateInterruptPriority+0x68>)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	781b      	ldrb	r3, [r3, #0]
 80066a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80066a8:	4b13      	ldr	r3, [pc, #76]	; (80066f8 <vPortValidateInterruptPriority+0x6c>)
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	7afa      	ldrb	r2, [r7, #11]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d209      	bcs.n	80066c6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80066b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b6:	f383 8811 	msr	BASEPRI, r3
 80066ba:	f3bf 8f6f 	isb	sy
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	607b      	str	r3, [r7, #4]
 80066c4:	e7fe      	b.n	80066c4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80066c6:	4b0d      	ldr	r3, [pc, #52]	; (80066fc <vPortValidateInterruptPriority+0x70>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80066ce:	4b0c      	ldr	r3, [pc, #48]	; (8006700 <vPortValidateInterruptPriority+0x74>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d909      	bls.n	80066ea <vPortValidateInterruptPriority+0x5e>
 80066d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066da:	f383 8811 	msr	BASEPRI, r3
 80066de:	f3bf 8f6f 	isb	sy
 80066e2:	f3bf 8f4f 	dsb	sy
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	e7fe      	b.n	80066e8 <vPortValidateInterruptPriority+0x5c>
	}
 80066ea:	bf00      	nop
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr
 80066f4:	e000e3f0 	.word	0xe000e3f0
 80066f8:	20000580 	.word	0x20000580
 80066fc:	e000ed0c 	.word	0xe000ed0c
 8006700:	20000584 	.word	0x20000584

08006704 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b08a      	sub	sp, #40	; 0x28
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800670c:	2300      	movs	r3, #0
 800670e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006710:	f7ff faf8 	bl	8005d04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006714:	4b57      	ldr	r3, [pc, #348]	; (8006874 <pvPortMalloc+0x170>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800671c:	f000 f90c 	bl	8006938 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006720:	4b55      	ldr	r3, [pc, #340]	; (8006878 <pvPortMalloc+0x174>)
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4013      	ands	r3, r2
 8006728:	2b00      	cmp	r3, #0
 800672a:	f040 808c 	bne.w	8006846 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d01c      	beq.n	800676e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006734:	2208      	movs	r2, #8
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4413      	add	r3, r2
 800673a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f003 0307 	and.w	r3, r3, #7
 8006742:	2b00      	cmp	r3, #0
 8006744:	d013      	beq.n	800676e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f023 0307 	bic.w	r3, r3, #7
 800674c:	3308      	adds	r3, #8
 800674e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f003 0307 	and.w	r3, r3, #7
 8006756:	2b00      	cmp	r3, #0
 8006758:	d009      	beq.n	800676e <pvPortMalloc+0x6a>
 800675a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	617b      	str	r3, [r7, #20]
 800676c:	e7fe      	b.n	800676c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d068      	beq.n	8006846 <pvPortMalloc+0x142>
 8006774:	4b41      	ldr	r3, [pc, #260]	; (800687c <pvPortMalloc+0x178>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	429a      	cmp	r2, r3
 800677c:	d863      	bhi.n	8006846 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800677e:	4b40      	ldr	r3, [pc, #256]	; (8006880 <pvPortMalloc+0x17c>)
 8006780:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006782:	4b3f      	ldr	r3, [pc, #252]	; (8006880 <pvPortMalloc+0x17c>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006788:	e004      	b.n	8006794 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800678a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800678e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	429a      	cmp	r2, r3
 800679c:	d903      	bls.n	80067a6 <pvPortMalloc+0xa2>
 800679e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1f1      	bne.n	800678a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80067a6:	4b33      	ldr	r3, [pc, #204]	; (8006874 <pvPortMalloc+0x170>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d04a      	beq.n	8006846 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80067b0:	6a3b      	ldr	r3, [r7, #32]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2208      	movs	r2, #8
 80067b6:	4413      	add	r3, r2
 80067b8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80067ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80067c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	1ad2      	subs	r2, r2, r3
 80067ca:	2308      	movs	r3, #8
 80067cc:	005b      	lsls	r3, r3, #1
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d91e      	bls.n	8006810 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80067d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4413      	add	r3, r2
 80067d8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d009      	beq.n	80067f8 <pvPortMalloc+0xf4>
 80067e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	613b      	str	r3, [r7, #16]
 80067f6:	e7fe      	b.n	80067f6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	685a      	ldr	r2, [r3, #4]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	1ad2      	subs	r2, r2, r3
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800680a:	69b8      	ldr	r0, [r7, #24]
 800680c:	f000 f8f6 	bl	80069fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006810:	4b1a      	ldr	r3, [pc, #104]	; (800687c <pvPortMalloc+0x178>)
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	4a18      	ldr	r2, [pc, #96]	; (800687c <pvPortMalloc+0x178>)
 800681c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800681e:	4b17      	ldr	r3, [pc, #92]	; (800687c <pvPortMalloc+0x178>)
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	4b18      	ldr	r3, [pc, #96]	; (8006884 <pvPortMalloc+0x180>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	429a      	cmp	r2, r3
 8006828:	d203      	bcs.n	8006832 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800682a:	4b14      	ldr	r3, [pc, #80]	; (800687c <pvPortMalloc+0x178>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a15      	ldr	r2, [pc, #84]	; (8006884 <pvPortMalloc+0x180>)
 8006830:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	685a      	ldr	r2, [r3, #4]
 8006836:	4b10      	ldr	r3, [pc, #64]	; (8006878 <pvPortMalloc+0x174>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	431a      	orrs	r2, r3
 800683c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006842:	2200      	movs	r2, #0
 8006844:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006846:	f7ff fa6b 	bl	8005d20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	2b00      	cmp	r3, #0
 8006852:	d009      	beq.n	8006868 <pvPortMalloc+0x164>
 8006854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006858:	f383 8811 	msr	BASEPRI, r3
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	60fb      	str	r3, [r7, #12]
 8006866:	e7fe      	b.n	8006866 <pvPortMalloc+0x162>
	return pvReturn;
 8006868:	69fb      	ldr	r3, [r7, #28]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3728      	adds	r7, #40	; 0x28
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20001d00 	.word	0x20001d00
 8006878:	20001d0c 	.word	0x20001d0c
 800687c:	20001d04 	.word	0x20001d04
 8006880:	20001cf8 	.word	0x20001cf8
 8006884:	20001d08 	.word	0x20001d08

08006888 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d046      	beq.n	8006928 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800689a:	2308      	movs	r3, #8
 800689c:	425b      	negs	r3, r3
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	4413      	add	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	4b20      	ldr	r3, [pc, #128]	; (8006930 <vPortFree+0xa8>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4013      	ands	r3, r2
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d109      	bne.n	80068ca <vPortFree+0x42>
 80068b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	60fb      	str	r3, [r7, #12]
 80068c8:	e7fe      	b.n	80068c8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d009      	beq.n	80068e6 <vPortFree+0x5e>
 80068d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	60bb      	str	r3, [r7, #8]
 80068e4:	e7fe      	b.n	80068e4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	4b11      	ldr	r3, [pc, #68]	; (8006930 <vPortFree+0xa8>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4013      	ands	r3, r2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d019      	beq.n	8006928 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d115      	bne.n	8006928 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	4b0b      	ldr	r3, [pc, #44]	; (8006930 <vPortFree+0xa8>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	43db      	mvns	r3, r3
 8006906:	401a      	ands	r2, r3
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800690c:	f7ff f9fa 	bl	8005d04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	4b07      	ldr	r3, [pc, #28]	; (8006934 <vPortFree+0xac>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4413      	add	r3, r2
 800691a:	4a06      	ldr	r2, [pc, #24]	; (8006934 <vPortFree+0xac>)
 800691c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800691e:	6938      	ldr	r0, [r7, #16]
 8006920:	f000 f86c 	bl	80069fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006924:	f7ff f9fc 	bl	8005d20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006928:	bf00      	nop
 800692a:	3718      	adds	r7, #24
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	20001d0c 	.word	0x20001d0c
 8006934:	20001d04 	.word	0x20001d04

08006938 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800693e:	f241 7370 	movw	r3, #6000	; 0x1770
 8006942:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006944:	4b27      	ldr	r3, [pc, #156]	; (80069e4 <prvHeapInit+0xac>)
 8006946:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f003 0307 	and.w	r3, r3, #7
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00c      	beq.n	800696c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	3307      	adds	r3, #7
 8006956:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f023 0307 	bic.w	r3, r3, #7
 800695e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	4a1f      	ldr	r2, [pc, #124]	; (80069e4 <prvHeapInit+0xac>)
 8006968:	4413      	add	r3, r2
 800696a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006970:	4a1d      	ldr	r2, [pc, #116]	; (80069e8 <prvHeapInit+0xb0>)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006976:	4b1c      	ldr	r3, [pc, #112]	; (80069e8 <prvHeapInit+0xb0>)
 8006978:	2200      	movs	r2, #0
 800697a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	4413      	add	r3, r2
 8006982:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006984:	2208      	movs	r2, #8
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	1a9b      	subs	r3, r3, r2
 800698a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 0307 	bic.w	r3, r3, #7
 8006992:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	4a15      	ldr	r2, [pc, #84]	; (80069ec <prvHeapInit+0xb4>)
 8006998:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800699a:	4b14      	ldr	r3, [pc, #80]	; (80069ec <prvHeapInit+0xb4>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2200      	movs	r2, #0
 80069a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80069a2:	4b12      	ldr	r3, [pc, #72]	; (80069ec <prvHeapInit+0xb4>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2200      	movs	r2, #0
 80069a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	1ad2      	subs	r2, r2, r3
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80069b8:	4b0c      	ldr	r3, [pc, #48]	; (80069ec <prvHeapInit+0xb4>)
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	4a0a      	ldr	r2, [pc, #40]	; (80069f0 <prvHeapInit+0xb8>)
 80069c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	4a09      	ldr	r2, [pc, #36]	; (80069f4 <prvHeapInit+0xbc>)
 80069ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80069d0:	4b09      	ldr	r3, [pc, #36]	; (80069f8 <prvHeapInit+0xc0>)
 80069d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80069d6:	601a      	str	r2, [r3, #0]
}
 80069d8:	bf00      	nop
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	bc80      	pop	{r7}
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	20000588 	.word	0x20000588
 80069e8:	20001cf8 	.word	0x20001cf8
 80069ec:	20001d00 	.word	0x20001d00
 80069f0:	20001d08 	.word	0x20001d08
 80069f4:	20001d04 	.word	0x20001d04
 80069f8:	20001d0c 	.word	0x20001d0c

080069fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006a04:	4b27      	ldr	r3, [pc, #156]	; (8006aa4 <prvInsertBlockIntoFreeList+0xa8>)
 8006a06:	60fb      	str	r3, [r7, #12]
 8006a08:	e002      	b.n	8006a10 <prvInsertBlockIntoFreeList+0x14>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	60fb      	str	r3, [r7, #12]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d8f7      	bhi.n	8006a0a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	4413      	add	r3, r2
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d108      	bne.n	8006a3e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	441a      	add	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	441a      	add	r2, r3
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d118      	bne.n	8006a84 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	4b14      	ldr	r3, [pc, #80]	; (8006aa8 <prvInsertBlockIntoFreeList+0xac>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d00d      	beq.n	8006a7a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685a      	ldr	r2, [r3, #4]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	441a      	add	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	601a      	str	r2, [r3, #0]
 8006a78:	e008      	b.n	8006a8c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a7a:	4b0b      	ldr	r3, [pc, #44]	; (8006aa8 <prvInsertBlockIntoFreeList+0xac>)
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	e003      	b.n	8006a8c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d002      	beq.n	8006a9a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a9a:	bf00      	nop
 8006a9c:	3714      	adds	r7, #20
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr
 8006aa4:	20001cf8 	.word	0x20001cf8
 8006aa8:	20001d00 	.word	0x20001d00

08006aac <__errno>:
 8006aac:	4b01      	ldr	r3, [pc, #4]	; (8006ab4 <__errno+0x8>)
 8006aae:	6818      	ldr	r0, [r3, #0]
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	20000010 	.word	0x20000010

08006ab8 <__libc_init_array>:
 8006ab8:	b570      	push	{r4, r5, r6, lr}
 8006aba:	2500      	movs	r5, #0
 8006abc:	4e0c      	ldr	r6, [pc, #48]	; (8006af0 <__libc_init_array+0x38>)
 8006abe:	4c0d      	ldr	r4, [pc, #52]	; (8006af4 <__libc_init_array+0x3c>)
 8006ac0:	1ba4      	subs	r4, r4, r6
 8006ac2:	10a4      	asrs	r4, r4, #2
 8006ac4:	42a5      	cmp	r5, r4
 8006ac6:	d109      	bne.n	8006adc <__libc_init_array+0x24>
 8006ac8:	f002 f85c 	bl	8008b84 <_init>
 8006acc:	2500      	movs	r5, #0
 8006ace:	4e0a      	ldr	r6, [pc, #40]	; (8006af8 <__libc_init_array+0x40>)
 8006ad0:	4c0a      	ldr	r4, [pc, #40]	; (8006afc <__libc_init_array+0x44>)
 8006ad2:	1ba4      	subs	r4, r4, r6
 8006ad4:	10a4      	asrs	r4, r4, #2
 8006ad6:	42a5      	cmp	r5, r4
 8006ad8:	d105      	bne.n	8006ae6 <__libc_init_array+0x2e>
 8006ada:	bd70      	pop	{r4, r5, r6, pc}
 8006adc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ae0:	4798      	blx	r3
 8006ae2:	3501      	adds	r5, #1
 8006ae4:	e7ee      	b.n	8006ac4 <__libc_init_array+0xc>
 8006ae6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006aea:	4798      	blx	r3
 8006aec:	3501      	adds	r5, #1
 8006aee:	e7f2      	b.n	8006ad6 <__libc_init_array+0x1e>
 8006af0:	08008f90 	.word	0x08008f90
 8006af4:	08008f90 	.word	0x08008f90
 8006af8:	08008f90 	.word	0x08008f90
 8006afc:	08008f94 	.word	0x08008f94

08006b00 <memcpy>:
 8006b00:	b510      	push	{r4, lr}
 8006b02:	1e43      	subs	r3, r0, #1
 8006b04:	440a      	add	r2, r1
 8006b06:	4291      	cmp	r1, r2
 8006b08:	d100      	bne.n	8006b0c <memcpy+0xc>
 8006b0a:	bd10      	pop	{r4, pc}
 8006b0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b14:	e7f7      	b.n	8006b06 <memcpy+0x6>

08006b16 <memset>:
 8006b16:	4603      	mov	r3, r0
 8006b18:	4402      	add	r2, r0
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d100      	bne.n	8006b20 <memset+0xa>
 8006b1e:	4770      	bx	lr
 8006b20:	f803 1b01 	strb.w	r1, [r3], #1
 8006b24:	e7f9      	b.n	8006b1a <memset+0x4>

08006b26 <__cvt>:
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b2c:	461e      	mov	r6, r3
 8006b2e:	bfbb      	ittet	lt
 8006b30:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006b34:	461e      	movlt	r6, r3
 8006b36:	2300      	movge	r3, #0
 8006b38:	232d      	movlt	r3, #45	; 0x2d
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006b3e:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8006b42:	f027 0720 	bic.w	r7, r7, #32
 8006b46:	2f46      	cmp	r7, #70	; 0x46
 8006b48:	4614      	mov	r4, r2
 8006b4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006b4c:	700b      	strb	r3, [r1, #0]
 8006b4e:	d004      	beq.n	8006b5a <__cvt+0x34>
 8006b50:	2f45      	cmp	r7, #69	; 0x45
 8006b52:	d100      	bne.n	8006b56 <__cvt+0x30>
 8006b54:	3501      	adds	r5, #1
 8006b56:	2302      	movs	r3, #2
 8006b58:	e000      	b.n	8006b5c <__cvt+0x36>
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	aa07      	add	r2, sp, #28
 8006b5e:	9204      	str	r2, [sp, #16]
 8006b60:	aa06      	add	r2, sp, #24
 8006b62:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006b66:	e9cd 3500 	strd	r3, r5, [sp]
 8006b6a:	4622      	mov	r2, r4
 8006b6c:	4633      	mov	r3, r6
 8006b6e:	f000 fcd7 	bl	8007520 <_dtoa_r>
 8006b72:	2f47      	cmp	r7, #71	; 0x47
 8006b74:	4680      	mov	r8, r0
 8006b76:	d102      	bne.n	8006b7e <__cvt+0x58>
 8006b78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b7a:	07db      	lsls	r3, r3, #31
 8006b7c:	d526      	bpl.n	8006bcc <__cvt+0xa6>
 8006b7e:	2f46      	cmp	r7, #70	; 0x46
 8006b80:	eb08 0905 	add.w	r9, r8, r5
 8006b84:	d111      	bne.n	8006baa <__cvt+0x84>
 8006b86:	f898 3000 	ldrb.w	r3, [r8]
 8006b8a:	2b30      	cmp	r3, #48	; 0x30
 8006b8c:	d10a      	bne.n	8006ba4 <__cvt+0x7e>
 8006b8e:	2200      	movs	r2, #0
 8006b90:	2300      	movs	r3, #0
 8006b92:	4620      	mov	r0, r4
 8006b94:	4631      	mov	r1, r6
 8006b96:	f7f9 ff07 	bl	80009a8 <__aeabi_dcmpeq>
 8006b9a:	b918      	cbnz	r0, 8006ba4 <__cvt+0x7e>
 8006b9c:	f1c5 0501 	rsb	r5, r5, #1
 8006ba0:	f8ca 5000 	str.w	r5, [sl]
 8006ba4:	f8da 3000 	ldr.w	r3, [sl]
 8006ba8:	4499      	add	r9, r3
 8006baa:	2200      	movs	r2, #0
 8006bac:	2300      	movs	r3, #0
 8006bae:	4620      	mov	r0, r4
 8006bb0:	4631      	mov	r1, r6
 8006bb2:	f7f9 fef9 	bl	80009a8 <__aeabi_dcmpeq>
 8006bb6:	b938      	cbnz	r0, 8006bc8 <__cvt+0xa2>
 8006bb8:	2230      	movs	r2, #48	; 0x30
 8006bba:	9b07      	ldr	r3, [sp, #28]
 8006bbc:	454b      	cmp	r3, r9
 8006bbe:	d205      	bcs.n	8006bcc <__cvt+0xa6>
 8006bc0:	1c59      	adds	r1, r3, #1
 8006bc2:	9107      	str	r1, [sp, #28]
 8006bc4:	701a      	strb	r2, [r3, #0]
 8006bc6:	e7f8      	b.n	8006bba <__cvt+0x94>
 8006bc8:	f8cd 901c 	str.w	r9, [sp, #28]
 8006bcc:	4640      	mov	r0, r8
 8006bce:	9b07      	ldr	r3, [sp, #28]
 8006bd0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006bd2:	eba3 0308 	sub.w	r3, r3, r8
 8006bd6:	6013      	str	r3, [r2, #0]
 8006bd8:	b008      	add	sp, #32
 8006bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006bde <__exponent>:
 8006bde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006be0:	2900      	cmp	r1, #0
 8006be2:	bfb4      	ite	lt
 8006be4:	232d      	movlt	r3, #45	; 0x2d
 8006be6:	232b      	movge	r3, #43	; 0x2b
 8006be8:	4604      	mov	r4, r0
 8006bea:	bfb8      	it	lt
 8006bec:	4249      	neglt	r1, r1
 8006bee:	2909      	cmp	r1, #9
 8006bf0:	f804 2b02 	strb.w	r2, [r4], #2
 8006bf4:	7043      	strb	r3, [r0, #1]
 8006bf6:	dd21      	ble.n	8006c3c <__exponent+0x5e>
 8006bf8:	f10d 0307 	add.w	r3, sp, #7
 8006bfc:	461f      	mov	r7, r3
 8006bfe:	260a      	movs	r6, #10
 8006c00:	fb91 f5f6 	sdiv	r5, r1, r6
 8006c04:	fb06 1115 	mls	r1, r6, r5, r1
 8006c08:	2d09      	cmp	r5, #9
 8006c0a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006c0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c12:	f103 32ff 	add.w	r2, r3, #4294967295
 8006c16:	4629      	mov	r1, r5
 8006c18:	dc09      	bgt.n	8006c2e <__exponent+0x50>
 8006c1a:	3130      	adds	r1, #48	; 0x30
 8006c1c:	3b02      	subs	r3, #2
 8006c1e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006c22:	42bb      	cmp	r3, r7
 8006c24:	4622      	mov	r2, r4
 8006c26:	d304      	bcc.n	8006c32 <__exponent+0x54>
 8006c28:	1a10      	subs	r0, r2, r0
 8006c2a:	b003      	add	sp, #12
 8006c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c2e:	4613      	mov	r3, r2
 8006c30:	e7e6      	b.n	8006c00 <__exponent+0x22>
 8006c32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c36:	f804 2b01 	strb.w	r2, [r4], #1
 8006c3a:	e7f2      	b.n	8006c22 <__exponent+0x44>
 8006c3c:	2330      	movs	r3, #48	; 0x30
 8006c3e:	4419      	add	r1, r3
 8006c40:	7083      	strb	r3, [r0, #2]
 8006c42:	1d02      	adds	r2, r0, #4
 8006c44:	70c1      	strb	r1, [r0, #3]
 8006c46:	e7ef      	b.n	8006c28 <__exponent+0x4a>

08006c48 <_printf_float>:
 8006c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c4c:	b091      	sub	sp, #68	; 0x44
 8006c4e:	460c      	mov	r4, r1
 8006c50:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8006c52:	4693      	mov	fp, r2
 8006c54:	461e      	mov	r6, r3
 8006c56:	4605      	mov	r5, r0
 8006c58:	f001 fa16 	bl	8008088 <_localeconv_r>
 8006c5c:	6803      	ldr	r3, [r0, #0]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	9309      	str	r3, [sp, #36]	; 0x24
 8006c62:	f7f9 fa75 	bl	8000150 <strlen>
 8006c66:	2300      	movs	r3, #0
 8006c68:	930e      	str	r3, [sp, #56]	; 0x38
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	900a      	str	r0, [sp, #40]	; 0x28
 8006c6e:	3307      	adds	r3, #7
 8006c70:	f023 0307 	bic.w	r3, r3, #7
 8006c74:	f103 0208 	add.w	r2, r3, #8
 8006c78:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006c7c:	f8d4 a000 	ldr.w	sl, [r4]
 8006c80:	603a      	str	r2, [r7, #0]
 8006c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c86:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c8a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8006c8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c92:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c94:	f04f 32ff 	mov.w	r2, #4294967295
 8006c98:	4ba6      	ldr	r3, [pc, #664]	; (8006f34 <_printf_float+0x2ec>)
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c9e:	f7f9 feb5 	bl	8000a0c <__aeabi_dcmpun>
 8006ca2:	bb68      	cbnz	r0, 8006d00 <_printf_float+0xb8>
 8006ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ca8:	4ba2      	ldr	r3, [pc, #648]	; (8006f34 <_printf_float+0x2ec>)
 8006caa:	4638      	mov	r0, r7
 8006cac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cae:	f7f9 fe8f 	bl	80009d0 <__aeabi_dcmple>
 8006cb2:	bb28      	cbnz	r0, 8006d00 <_printf_float+0xb8>
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	4638      	mov	r0, r7
 8006cba:	4649      	mov	r1, r9
 8006cbc:	f7f9 fe7e 	bl	80009bc <__aeabi_dcmplt>
 8006cc0:	b110      	cbz	r0, 8006cc8 <_printf_float+0x80>
 8006cc2:	232d      	movs	r3, #45	; 0x2d
 8006cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cc8:	4f9b      	ldr	r7, [pc, #620]	; (8006f38 <_printf_float+0x2f0>)
 8006cca:	4b9c      	ldr	r3, [pc, #624]	; (8006f3c <_printf_float+0x2f4>)
 8006ccc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006cd0:	bf98      	it	ls
 8006cd2:	461f      	movls	r7, r3
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	f04f 0900 	mov.w	r9, #0
 8006cda:	6123      	str	r3, [r4, #16]
 8006cdc:	f02a 0304 	bic.w	r3, sl, #4
 8006ce0:	6023      	str	r3, [r4, #0]
 8006ce2:	9600      	str	r6, [sp, #0]
 8006ce4:	465b      	mov	r3, fp
 8006ce6:	aa0f      	add	r2, sp, #60	; 0x3c
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4628      	mov	r0, r5
 8006cec:	f000 f9e2 	bl	80070b4 <_printf_common>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	f040 8090 	bne.w	8006e16 <_printf_float+0x1ce>
 8006cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cfa:	b011      	add	sp, #68	; 0x44
 8006cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d00:	463a      	mov	r2, r7
 8006d02:	464b      	mov	r3, r9
 8006d04:	4638      	mov	r0, r7
 8006d06:	4649      	mov	r1, r9
 8006d08:	f7f9 fe80 	bl	8000a0c <__aeabi_dcmpun>
 8006d0c:	b110      	cbz	r0, 8006d14 <_printf_float+0xcc>
 8006d0e:	4f8c      	ldr	r7, [pc, #560]	; (8006f40 <_printf_float+0x2f8>)
 8006d10:	4b8c      	ldr	r3, [pc, #560]	; (8006f44 <_printf_float+0x2fc>)
 8006d12:	e7db      	b.n	8006ccc <_printf_float+0x84>
 8006d14:	6863      	ldr	r3, [r4, #4]
 8006d16:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8006d1a:	1c59      	adds	r1, r3, #1
 8006d1c:	a80d      	add	r0, sp, #52	; 0x34
 8006d1e:	a90e      	add	r1, sp, #56	; 0x38
 8006d20:	d140      	bne.n	8006da4 <_printf_float+0x15c>
 8006d22:	2306      	movs	r3, #6
 8006d24:	6063      	str	r3, [r4, #4]
 8006d26:	f04f 0c00 	mov.w	ip, #0
 8006d2a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8006d2e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8006d32:	6863      	ldr	r3, [r4, #4]
 8006d34:	6022      	str	r2, [r4, #0]
 8006d36:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	463a      	mov	r2, r7
 8006d3e:	464b      	mov	r3, r9
 8006d40:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006d44:	4628      	mov	r0, r5
 8006d46:	f7ff feee 	bl	8006b26 <__cvt>
 8006d4a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006d4e:	2b47      	cmp	r3, #71	; 0x47
 8006d50:	4607      	mov	r7, r0
 8006d52:	d109      	bne.n	8006d68 <_printf_float+0x120>
 8006d54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d56:	1cd8      	adds	r0, r3, #3
 8006d58:	db02      	blt.n	8006d60 <_printf_float+0x118>
 8006d5a:	6862      	ldr	r2, [r4, #4]
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	dd47      	ble.n	8006df0 <_printf_float+0x1a8>
 8006d60:	f1a8 0802 	sub.w	r8, r8, #2
 8006d64:	fa5f f888 	uxtb.w	r8, r8
 8006d68:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006d6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006d6e:	d824      	bhi.n	8006dba <_printf_float+0x172>
 8006d70:	3901      	subs	r1, #1
 8006d72:	4642      	mov	r2, r8
 8006d74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d78:	910d      	str	r1, [sp, #52]	; 0x34
 8006d7a:	f7ff ff30 	bl	8006bde <__exponent>
 8006d7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d80:	4681      	mov	r9, r0
 8006d82:	1813      	adds	r3, r2, r0
 8006d84:	2a01      	cmp	r2, #1
 8006d86:	6123      	str	r3, [r4, #16]
 8006d88:	dc02      	bgt.n	8006d90 <_printf_float+0x148>
 8006d8a:	6822      	ldr	r2, [r4, #0]
 8006d8c:	07d1      	lsls	r1, r2, #31
 8006d8e:	d501      	bpl.n	8006d94 <_printf_float+0x14c>
 8006d90:	3301      	adds	r3, #1
 8006d92:	6123      	str	r3, [r4, #16]
 8006d94:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0a2      	beq.n	8006ce2 <_printf_float+0x9a>
 8006d9c:	232d      	movs	r3, #45	; 0x2d
 8006d9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006da2:	e79e      	b.n	8006ce2 <_printf_float+0x9a>
 8006da4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8006da8:	f000 816e 	beq.w	8007088 <_printf_float+0x440>
 8006dac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006db0:	d1b9      	bne.n	8006d26 <_printf_float+0xde>
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1b7      	bne.n	8006d26 <_printf_float+0xde>
 8006db6:	2301      	movs	r3, #1
 8006db8:	e7b4      	b.n	8006d24 <_printf_float+0xdc>
 8006dba:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8006dbe:	d119      	bne.n	8006df4 <_printf_float+0x1ac>
 8006dc0:	2900      	cmp	r1, #0
 8006dc2:	6863      	ldr	r3, [r4, #4]
 8006dc4:	dd0c      	ble.n	8006de0 <_printf_float+0x198>
 8006dc6:	6121      	str	r1, [r4, #16]
 8006dc8:	b913      	cbnz	r3, 8006dd0 <_printf_float+0x188>
 8006dca:	6822      	ldr	r2, [r4, #0]
 8006dcc:	07d2      	lsls	r2, r2, #31
 8006dce:	d502      	bpl.n	8006dd6 <_printf_float+0x18e>
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	440b      	add	r3, r1
 8006dd4:	6123      	str	r3, [r4, #16]
 8006dd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dd8:	f04f 0900 	mov.w	r9, #0
 8006ddc:	65a3      	str	r3, [r4, #88]	; 0x58
 8006dde:	e7d9      	b.n	8006d94 <_printf_float+0x14c>
 8006de0:	b913      	cbnz	r3, 8006de8 <_printf_float+0x1a0>
 8006de2:	6822      	ldr	r2, [r4, #0]
 8006de4:	07d0      	lsls	r0, r2, #31
 8006de6:	d501      	bpl.n	8006dec <_printf_float+0x1a4>
 8006de8:	3302      	adds	r3, #2
 8006dea:	e7f3      	b.n	8006dd4 <_printf_float+0x18c>
 8006dec:	2301      	movs	r3, #1
 8006dee:	e7f1      	b.n	8006dd4 <_printf_float+0x18c>
 8006df0:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006df4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	db05      	blt.n	8006e08 <_printf_float+0x1c0>
 8006dfc:	6822      	ldr	r2, [r4, #0]
 8006dfe:	6123      	str	r3, [r4, #16]
 8006e00:	07d1      	lsls	r1, r2, #31
 8006e02:	d5e8      	bpl.n	8006dd6 <_printf_float+0x18e>
 8006e04:	3301      	adds	r3, #1
 8006e06:	e7e5      	b.n	8006dd4 <_printf_float+0x18c>
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	bfcc      	ite	gt
 8006e0c:	2301      	movgt	r3, #1
 8006e0e:	f1c3 0302 	rsble	r3, r3, #2
 8006e12:	4413      	add	r3, r2
 8006e14:	e7de      	b.n	8006dd4 <_printf_float+0x18c>
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	055a      	lsls	r2, r3, #21
 8006e1a:	d407      	bmi.n	8006e2c <_printf_float+0x1e4>
 8006e1c:	6923      	ldr	r3, [r4, #16]
 8006e1e:	463a      	mov	r2, r7
 8006e20:	4659      	mov	r1, fp
 8006e22:	4628      	mov	r0, r5
 8006e24:	47b0      	blx	r6
 8006e26:	3001      	adds	r0, #1
 8006e28:	d129      	bne.n	8006e7e <_printf_float+0x236>
 8006e2a:	e764      	b.n	8006cf6 <_printf_float+0xae>
 8006e2c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006e30:	f240 80d7 	bls.w	8006fe2 <_printf_float+0x39a>
 8006e34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e38:	2200      	movs	r2, #0
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f7f9 fdb4 	bl	80009a8 <__aeabi_dcmpeq>
 8006e40:	b388      	cbz	r0, 8006ea6 <_printf_float+0x25e>
 8006e42:	2301      	movs	r3, #1
 8006e44:	4a40      	ldr	r2, [pc, #256]	; (8006f48 <_printf_float+0x300>)
 8006e46:	4659      	mov	r1, fp
 8006e48:	4628      	mov	r0, r5
 8006e4a:	47b0      	blx	r6
 8006e4c:	3001      	adds	r0, #1
 8006e4e:	f43f af52 	beq.w	8006cf6 <_printf_float+0xae>
 8006e52:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e56:	429a      	cmp	r2, r3
 8006e58:	db02      	blt.n	8006e60 <_printf_float+0x218>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	07d8      	lsls	r0, r3, #31
 8006e5e:	d50e      	bpl.n	8006e7e <_printf_float+0x236>
 8006e60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e64:	4659      	mov	r1, fp
 8006e66:	4628      	mov	r0, r5
 8006e68:	47b0      	blx	r6
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	f43f af43 	beq.w	8006cf6 <_printf_float+0xae>
 8006e70:	2700      	movs	r7, #0
 8006e72:	f104 081a 	add.w	r8, r4, #26
 8006e76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	42bb      	cmp	r3, r7
 8006e7c:	dc09      	bgt.n	8006e92 <_printf_float+0x24a>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	079f      	lsls	r7, r3, #30
 8006e82:	f100 80fd 	bmi.w	8007080 <_printf_float+0x438>
 8006e86:	68e0      	ldr	r0, [r4, #12]
 8006e88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e8a:	4298      	cmp	r0, r3
 8006e8c:	bfb8      	it	lt
 8006e8e:	4618      	movlt	r0, r3
 8006e90:	e733      	b.n	8006cfa <_printf_float+0xb2>
 8006e92:	2301      	movs	r3, #1
 8006e94:	4642      	mov	r2, r8
 8006e96:	4659      	mov	r1, fp
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b0      	blx	r6
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	f43f af2a 	beq.w	8006cf6 <_printf_float+0xae>
 8006ea2:	3701      	adds	r7, #1
 8006ea4:	e7e7      	b.n	8006e76 <_printf_float+0x22e>
 8006ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	dc2b      	bgt.n	8006f04 <_printf_float+0x2bc>
 8006eac:	2301      	movs	r3, #1
 8006eae:	4a26      	ldr	r2, [pc, #152]	; (8006f48 <_printf_float+0x300>)
 8006eb0:	4659      	mov	r1, fp
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	47b0      	blx	r6
 8006eb6:	3001      	adds	r0, #1
 8006eb8:	f43f af1d 	beq.w	8006cf6 <_printf_float+0xae>
 8006ebc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ebe:	b923      	cbnz	r3, 8006eca <_printf_float+0x282>
 8006ec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ec2:	b913      	cbnz	r3, 8006eca <_printf_float+0x282>
 8006ec4:	6823      	ldr	r3, [r4, #0]
 8006ec6:	07d9      	lsls	r1, r3, #31
 8006ec8:	d5d9      	bpl.n	8006e7e <_printf_float+0x236>
 8006eca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ece:	4659      	mov	r1, fp
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b0      	blx	r6
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	f43f af0e 	beq.w	8006cf6 <_printf_float+0xae>
 8006eda:	f04f 0800 	mov.w	r8, #0
 8006ede:	f104 091a 	add.w	r9, r4, #26
 8006ee2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ee4:	425b      	negs	r3, r3
 8006ee6:	4543      	cmp	r3, r8
 8006ee8:	dc01      	bgt.n	8006eee <_printf_float+0x2a6>
 8006eea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eec:	e797      	b.n	8006e1e <_printf_float+0x1d6>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	464a      	mov	r2, r9
 8006ef2:	4659      	mov	r1, fp
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	47b0      	blx	r6
 8006ef8:	3001      	adds	r0, #1
 8006efa:	f43f aefc 	beq.w	8006cf6 <_printf_float+0xae>
 8006efe:	f108 0801 	add.w	r8, r8, #1
 8006f02:	e7ee      	b.n	8006ee2 <_printf_float+0x29a>
 8006f04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	bfa8      	it	ge
 8006f0c:	461a      	movge	r2, r3
 8006f0e:	2a00      	cmp	r2, #0
 8006f10:	4690      	mov	r8, r2
 8006f12:	dd07      	ble.n	8006f24 <_printf_float+0x2dc>
 8006f14:	4613      	mov	r3, r2
 8006f16:	4659      	mov	r1, fp
 8006f18:	463a      	mov	r2, r7
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	47b0      	blx	r6
 8006f1e:	3001      	adds	r0, #1
 8006f20:	f43f aee9 	beq.w	8006cf6 <_printf_float+0xae>
 8006f24:	f104 031a 	add.w	r3, r4, #26
 8006f28:	f04f 0a00 	mov.w	sl, #0
 8006f2c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8006f30:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f32:	e015      	b.n	8006f60 <_printf_float+0x318>
 8006f34:	7fefffff 	.word	0x7fefffff
 8006f38:	08008d34 	.word	0x08008d34
 8006f3c:	08008d30 	.word	0x08008d30
 8006f40:	08008d3c 	.word	0x08008d3c
 8006f44:	08008d38 	.word	0x08008d38
 8006f48:	08008d40 	.word	0x08008d40
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f50:	4659      	mov	r1, fp
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b0      	blx	r6
 8006f56:	3001      	adds	r0, #1
 8006f58:	f43f aecd 	beq.w	8006cf6 <_printf_float+0xae>
 8006f5c:	f10a 0a01 	add.w	sl, sl, #1
 8006f60:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8006f64:	eba9 0308 	sub.w	r3, r9, r8
 8006f68:	4553      	cmp	r3, sl
 8006f6a:	dcef      	bgt.n	8006f4c <_printf_float+0x304>
 8006f6c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006f70:	429a      	cmp	r2, r3
 8006f72:	444f      	add	r7, r9
 8006f74:	db14      	blt.n	8006fa0 <_printf_float+0x358>
 8006f76:	6823      	ldr	r3, [r4, #0]
 8006f78:	07da      	lsls	r2, r3, #31
 8006f7a:	d411      	bmi.n	8006fa0 <_printf_float+0x358>
 8006f7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f7e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006f80:	eba3 0209 	sub.w	r2, r3, r9
 8006f84:	eba3 0901 	sub.w	r9, r3, r1
 8006f88:	4591      	cmp	r9, r2
 8006f8a:	bfa8      	it	ge
 8006f8c:	4691      	movge	r9, r2
 8006f8e:	f1b9 0f00 	cmp.w	r9, #0
 8006f92:	dc0d      	bgt.n	8006fb0 <_printf_float+0x368>
 8006f94:	2700      	movs	r7, #0
 8006f96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f9a:	f104 081a 	add.w	r8, r4, #26
 8006f9e:	e018      	b.n	8006fd2 <_printf_float+0x38a>
 8006fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fa4:	4659      	mov	r1, fp
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	47b0      	blx	r6
 8006faa:	3001      	adds	r0, #1
 8006fac:	d1e6      	bne.n	8006f7c <_printf_float+0x334>
 8006fae:	e6a2      	b.n	8006cf6 <_printf_float+0xae>
 8006fb0:	464b      	mov	r3, r9
 8006fb2:	463a      	mov	r2, r7
 8006fb4:	4659      	mov	r1, fp
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b0      	blx	r6
 8006fba:	3001      	adds	r0, #1
 8006fbc:	d1ea      	bne.n	8006f94 <_printf_float+0x34c>
 8006fbe:	e69a      	b.n	8006cf6 <_printf_float+0xae>
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	4642      	mov	r2, r8
 8006fc4:	4659      	mov	r1, fp
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	47b0      	blx	r6
 8006fca:	3001      	adds	r0, #1
 8006fcc:	f43f ae93 	beq.w	8006cf6 <_printf_float+0xae>
 8006fd0:	3701      	adds	r7, #1
 8006fd2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	eba3 0309 	sub.w	r3, r3, r9
 8006fdc:	42bb      	cmp	r3, r7
 8006fde:	dcef      	bgt.n	8006fc0 <_printf_float+0x378>
 8006fe0:	e74d      	b.n	8006e7e <_printf_float+0x236>
 8006fe2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fe4:	2a01      	cmp	r2, #1
 8006fe6:	dc01      	bgt.n	8006fec <_printf_float+0x3a4>
 8006fe8:	07db      	lsls	r3, r3, #31
 8006fea:	d538      	bpl.n	800705e <_printf_float+0x416>
 8006fec:	2301      	movs	r3, #1
 8006fee:	463a      	mov	r2, r7
 8006ff0:	4659      	mov	r1, fp
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	47b0      	blx	r6
 8006ff6:	3001      	adds	r0, #1
 8006ff8:	f43f ae7d 	beq.w	8006cf6 <_printf_float+0xae>
 8006ffc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007000:	4659      	mov	r1, fp
 8007002:	4628      	mov	r0, r5
 8007004:	47b0      	blx	r6
 8007006:	3001      	adds	r0, #1
 8007008:	f107 0701 	add.w	r7, r7, #1
 800700c:	f43f ae73 	beq.w	8006cf6 <_printf_float+0xae>
 8007010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007014:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007016:	2200      	movs	r2, #0
 8007018:	f103 38ff 	add.w	r8, r3, #4294967295
 800701c:	2300      	movs	r3, #0
 800701e:	f7f9 fcc3 	bl	80009a8 <__aeabi_dcmpeq>
 8007022:	b9c0      	cbnz	r0, 8007056 <_printf_float+0x40e>
 8007024:	4643      	mov	r3, r8
 8007026:	463a      	mov	r2, r7
 8007028:	4659      	mov	r1, fp
 800702a:	4628      	mov	r0, r5
 800702c:	47b0      	blx	r6
 800702e:	3001      	adds	r0, #1
 8007030:	d10d      	bne.n	800704e <_printf_float+0x406>
 8007032:	e660      	b.n	8006cf6 <_printf_float+0xae>
 8007034:	2301      	movs	r3, #1
 8007036:	4642      	mov	r2, r8
 8007038:	4659      	mov	r1, fp
 800703a:	4628      	mov	r0, r5
 800703c:	47b0      	blx	r6
 800703e:	3001      	adds	r0, #1
 8007040:	f43f ae59 	beq.w	8006cf6 <_printf_float+0xae>
 8007044:	3701      	adds	r7, #1
 8007046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007048:	3b01      	subs	r3, #1
 800704a:	42bb      	cmp	r3, r7
 800704c:	dcf2      	bgt.n	8007034 <_printf_float+0x3ec>
 800704e:	464b      	mov	r3, r9
 8007050:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007054:	e6e4      	b.n	8006e20 <_printf_float+0x1d8>
 8007056:	2700      	movs	r7, #0
 8007058:	f104 081a 	add.w	r8, r4, #26
 800705c:	e7f3      	b.n	8007046 <_printf_float+0x3fe>
 800705e:	2301      	movs	r3, #1
 8007060:	e7e1      	b.n	8007026 <_printf_float+0x3de>
 8007062:	2301      	movs	r3, #1
 8007064:	4642      	mov	r2, r8
 8007066:	4659      	mov	r1, fp
 8007068:	4628      	mov	r0, r5
 800706a:	47b0      	blx	r6
 800706c:	3001      	adds	r0, #1
 800706e:	f43f ae42 	beq.w	8006cf6 <_printf_float+0xae>
 8007072:	3701      	adds	r7, #1
 8007074:	68e3      	ldr	r3, [r4, #12]
 8007076:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007078:	1a9b      	subs	r3, r3, r2
 800707a:	42bb      	cmp	r3, r7
 800707c:	dcf1      	bgt.n	8007062 <_printf_float+0x41a>
 800707e:	e702      	b.n	8006e86 <_printf_float+0x23e>
 8007080:	2700      	movs	r7, #0
 8007082:	f104 0819 	add.w	r8, r4, #25
 8007086:	e7f5      	b.n	8007074 <_printf_float+0x42c>
 8007088:	2b00      	cmp	r3, #0
 800708a:	f43f ae94 	beq.w	8006db6 <_printf_float+0x16e>
 800708e:	f04f 0c00 	mov.w	ip, #0
 8007092:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8007096:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800709a:	6022      	str	r2, [r4, #0]
 800709c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80070a0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	463a      	mov	r2, r7
 80070a8:	464b      	mov	r3, r9
 80070aa:	4628      	mov	r0, r5
 80070ac:	f7ff fd3b 	bl	8006b26 <__cvt>
 80070b0:	4607      	mov	r7, r0
 80070b2:	e64f      	b.n	8006d54 <_printf_float+0x10c>

080070b4 <_printf_common>:
 80070b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b8:	4691      	mov	r9, r2
 80070ba:	461f      	mov	r7, r3
 80070bc:	688a      	ldr	r2, [r1, #8]
 80070be:	690b      	ldr	r3, [r1, #16]
 80070c0:	4606      	mov	r6, r0
 80070c2:	4293      	cmp	r3, r2
 80070c4:	bfb8      	it	lt
 80070c6:	4613      	movlt	r3, r2
 80070c8:	f8c9 3000 	str.w	r3, [r9]
 80070cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070d0:	460c      	mov	r4, r1
 80070d2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070d6:	b112      	cbz	r2, 80070de <_printf_common+0x2a>
 80070d8:	3301      	adds	r3, #1
 80070da:	f8c9 3000 	str.w	r3, [r9]
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	0699      	lsls	r1, r3, #26
 80070e2:	bf42      	ittt	mi
 80070e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80070e8:	3302      	addmi	r3, #2
 80070ea:	f8c9 3000 	strmi.w	r3, [r9]
 80070ee:	6825      	ldr	r5, [r4, #0]
 80070f0:	f015 0506 	ands.w	r5, r5, #6
 80070f4:	d107      	bne.n	8007106 <_printf_common+0x52>
 80070f6:	f104 0a19 	add.w	sl, r4, #25
 80070fa:	68e3      	ldr	r3, [r4, #12]
 80070fc:	f8d9 2000 	ldr.w	r2, [r9]
 8007100:	1a9b      	subs	r3, r3, r2
 8007102:	42ab      	cmp	r3, r5
 8007104:	dc29      	bgt.n	800715a <_printf_common+0xa6>
 8007106:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800710a:	6822      	ldr	r2, [r4, #0]
 800710c:	3300      	adds	r3, #0
 800710e:	bf18      	it	ne
 8007110:	2301      	movne	r3, #1
 8007112:	0692      	lsls	r2, r2, #26
 8007114:	d42e      	bmi.n	8007174 <_printf_common+0xc0>
 8007116:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800711a:	4639      	mov	r1, r7
 800711c:	4630      	mov	r0, r6
 800711e:	47c0      	blx	r8
 8007120:	3001      	adds	r0, #1
 8007122:	d021      	beq.n	8007168 <_printf_common+0xb4>
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	68e5      	ldr	r5, [r4, #12]
 8007128:	f003 0306 	and.w	r3, r3, #6
 800712c:	2b04      	cmp	r3, #4
 800712e:	bf18      	it	ne
 8007130:	2500      	movne	r5, #0
 8007132:	f8d9 2000 	ldr.w	r2, [r9]
 8007136:	f04f 0900 	mov.w	r9, #0
 800713a:	bf08      	it	eq
 800713c:	1aad      	subeq	r5, r5, r2
 800713e:	68a3      	ldr	r3, [r4, #8]
 8007140:	6922      	ldr	r2, [r4, #16]
 8007142:	bf08      	it	eq
 8007144:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007148:	4293      	cmp	r3, r2
 800714a:	bfc4      	itt	gt
 800714c:	1a9b      	subgt	r3, r3, r2
 800714e:	18ed      	addgt	r5, r5, r3
 8007150:	341a      	adds	r4, #26
 8007152:	454d      	cmp	r5, r9
 8007154:	d11a      	bne.n	800718c <_printf_common+0xd8>
 8007156:	2000      	movs	r0, #0
 8007158:	e008      	b.n	800716c <_printf_common+0xb8>
 800715a:	2301      	movs	r3, #1
 800715c:	4652      	mov	r2, sl
 800715e:	4639      	mov	r1, r7
 8007160:	4630      	mov	r0, r6
 8007162:	47c0      	blx	r8
 8007164:	3001      	adds	r0, #1
 8007166:	d103      	bne.n	8007170 <_printf_common+0xbc>
 8007168:	f04f 30ff 	mov.w	r0, #4294967295
 800716c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007170:	3501      	adds	r5, #1
 8007172:	e7c2      	b.n	80070fa <_printf_common+0x46>
 8007174:	2030      	movs	r0, #48	; 0x30
 8007176:	18e1      	adds	r1, r4, r3
 8007178:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007182:	4422      	add	r2, r4
 8007184:	3302      	adds	r3, #2
 8007186:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800718a:	e7c4      	b.n	8007116 <_printf_common+0x62>
 800718c:	2301      	movs	r3, #1
 800718e:	4622      	mov	r2, r4
 8007190:	4639      	mov	r1, r7
 8007192:	4630      	mov	r0, r6
 8007194:	47c0      	blx	r8
 8007196:	3001      	adds	r0, #1
 8007198:	d0e6      	beq.n	8007168 <_printf_common+0xb4>
 800719a:	f109 0901 	add.w	r9, r9, #1
 800719e:	e7d8      	b.n	8007152 <_printf_common+0x9e>

080071a0 <_printf_i>:
 80071a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80071a8:	460c      	mov	r4, r1
 80071aa:	7e09      	ldrb	r1, [r1, #24]
 80071ac:	b085      	sub	sp, #20
 80071ae:	296e      	cmp	r1, #110	; 0x6e
 80071b0:	4617      	mov	r7, r2
 80071b2:	4606      	mov	r6, r0
 80071b4:	4698      	mov	r8, r3
 80071b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071b8:	f000 80b3 	beq.w	8007322 <_printf_i+0x182>
 80071bc:	d822      	bhi.n	8007204 <_printf_i+0x64>
 80071be:	2963      	cmp	r1, #99	; 0x63
 80071c0:	d036      	beq.n	8007230 <_printf_i+0x90>
 80071c2:	d80a      	bhi.n	80071da <_printf_i+0x3a>
 80071c4:	2900      	cmp	r1, #0
 80071c6:	f000 80b9 	beq.w	800733c <_printf_i+0x19c>
 80071ca:	2958      	cmp	r1, #88	; 0x58
 80071cc:	f000 8083 	beq.w	80072d6 <_printf_i+0x136>
 80071d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80071d8:	e032      	b.n	8007240 <_printf_i+0xa0>
 80071da:	2964      	cmp	r1, #100	; 0x64
 80071dc:	d001      	beq.n	80071e2 <_printf_i+0x42>
 80071de:	2969      	cmp	r1, #105	; 0x69
 80071e0:	d1f6      	bne.n	80071d0 <_printf_i+0x30>
 80071e2:	6820      	ldr	r0, [r4, #0]
 80071e4:	6813      	ldr	r3, [r2, #0]
 80071e6:	0605      	lsls	r5, r0, #24
 80071e8:	f103 0104 	add.w	r1, r3, #4
 80071ec:	d52a      	bpl.n	8007244 <_printf_i+0xa4>
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	6011      	str	r1, [r2, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	da03      	bge.n	80071fe <_printf_i+0x5e>
 80071f6:	222d      	movs	r2, #45	; 0x2d
 80071f8:	425b      	negs	r3, r3
 80071fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80071fe:	486f      	ldr	r0, [pc, #444]	; (80073bc <_printf_i+0x21c>)
 8007200:	220a      	movs	r2, #10
 8007202:	e039      	b.n	8007278 <_printf_i+0xd8>
 8007204:	2973      	cmp	r1, #115	; 0x73
 8007206:	f000 809d 	beq.w	8007344 <_printf_i+0x1a4>
 800720a:	d808      	bhi.n	800721e <_printf_i+0x7e>
 800720c:	296f      	cmp	r1, #111	; 0x6f
 800720e:	d020      	beq.n	8007252 <_printf_i+0xb2>
 8007210:	2970      	cmp	r1, #112	; 0x70
 8007212:	d1dd      	bne.n	80071d0 <_printf_i+0x30>
 8007214:	6823      	ldr	r3, [r4, #0]
 8007216:	f043 0320 	orr.w	r3, r3, #32
 800721a:	6023      	str	r3, [r4, #0]
 800721c:	e003      	b.n	8007226 <_printf_i+0x86>
 800721e:	2975      	cmp	r1, #117	; 0x75
 8007220:	d017      	beq.n	8007252 <_printf_i+0xb2>
 8007222:	2978      	cmp	r1, #120	; 0x78
 8007224:	d1d4      	bne.n	80071d0 <_printf_i+0x30>
 8007226:	2378      	movs	r3, #120	; 0x78
 8007228:	4865      	ldr	r0, [pc, #404]	; (80073c0 <_printf_i+0x220>)
 800722a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800722e:	e055      	b.n	80072dc <_printf_i+0x13c>
 8007230:	6813      	ldr	r3, [r2, #0]
 8007232:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007236:	1d19      	adds	r1, r3, #4
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	6011      	str	r1, [r2, #0]
 800723c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007240:	2301      	movs	r3, #1
 8007242:	e08c      	b.n	800735e <_printf_i+0x1be>
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f010 0f40 	tst.w	r0, #64	; 0x40
 800724a:	6011      	str	r1, [r2, #0]
 800724c:	bf18      	it	ne
 800724e:	b21b      	sxthne	r3, r3
 8007250:	e7cf      	b.n	80071f2 <_printf_i+0x52>
 8007252:	6813      	ldr	r3, [r2, #0]
 8007254:	6825      	ldr	r5, [r4, #0]
 8007256:	1d18      	adds	r0, r3, #4
 8007258:	6010      	str	r0, [r2, #0]
 800725a:	0628      	lsls	r0, r5, #24
 800725c:	d501      	bpl.n	8007262 <_printf_i+0xc2>
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	e002      	b.n	8007268 <_printf_i+0xc8>
 8007262:	0668      	lsls	r0, r5, #25
 8007264:	d5fb      	bpl.n	800725e <_printf_i+0xbe>
 8007266:	881b      	ldrh	r3, [r3, #0]
 8007268:	296f      	cmp	r1, #111	; 0x6f
 800726a:	bf14      	ite	ne
 800726c:	220a      	movne	r2, #10
 800726e:	2208      	moveq	r2, #8
 8007270:	4852      	ldr	r0, [pc, #328]	; (80073bc <_printf_i+0x21c>)
 8007272:	2100      	movs	r1, #0
 8007274:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007278:	6865      	ldr	r5, [r4, #4]
 800727a:	2d00      	cmp	r5, #0
 800727c:	60a5      	str	r5, [r4, #8]
 800727e:	f2c0 8095 	blt.w	80073ac <_printf_i+0x20c>
 8007282:	6821      	ldr	r1, [r4, #0]
 8007284:	f021 0104 	bic.w	r1, r1, #4
 8007288:	6021      	str	r1, [r4, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d13d      	bne.n	800730a <_printf_i+0x16a>
 800728e:	2d00      	cmp	r5, #0
 8007290:	f040 808e 	bne.w	80073b0 <_printf_i+0x210>
 8007294:	4665      	mov	r5, ip
 8007296:	2a08      	cmp	r2, #8
 8007298:	d10b      	bne.n	80072b2 <_printf_i+0x112>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	07db      	lsls	r3, r3, #31
 800729e:	d508      	bpl.n	80072b2 <_printf_i+0x112>
 80072a0:	6923      	ldr	r3, [r4, #16]
 80072a2:	6862      	ldr	r2, [r4, #4]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	bfde      	ittt	le
 80072a8:	2330      	movle	r3, #48	; 0x30
 80072aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80072ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80072b2:	ebac 0305 	sub.w	r3, ip, r5
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	f8cd 8000 	str.w	r8, [sp]
 80072bc:	463b      	mov	r3, r7
 80072be:	aa03      	add	r2, sp, #12
 80072c0:	4621      	mov	r1, r4
 80072c2:	4630      	mov	r0, r6
 80072c4:	f7ff fef6 	bl	80070b4 <_printf_common>
 80072c8:	3001      	adds	r0, #1
 80072ca:	d14d      	bne.n	8007368 <_printf_i+0x1c8>
 80072cc:	f04f 30ff 	mov.w	r0, #4294967295
 80072d0:	b005      	add	sp, #20
 80072d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072d6:	4839      	ldr	r0, [pc, #228]	; (80073bc <_printf_i+0x21c>)
 80072d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80072dc:	6813      	ldr	r3, [r2, #0]
 80072de:	6821      	ldr	r1, [r4, #0]
 80072e0:	1d1d      	adds	r5, r3, #4
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6015      	str	r5, [r2, #0]
 80072e6:	060a      	lsls	r2, r1, #24
 80072e8:	d50b      	bpl.n	8007302 <_printf_i+0x162>
 80072ea:	07ca      	lsls	r2, r1, #31
 80072ec:	bf44      	itt	mi
 80072ee:	f041 0120 	orrmi.w	r1, r1, #32
 80072f2:	6021      	strmi	r1, [r4, #0]
 80072f4:	b91b      	cbnz	r3, 80072fe <_printf_i+0x15e>
 80072f6:	6822      	ldr	r2, [r4, #0]
 80072f8:	f022 0220 	bic.w	r2, r2, #32
 80072fc:	6022      	str	r2, [r4, #0]
 80072fe:	2210      	movs	r2, #16
 8007300:	e7b7      	b.n	8007272 <_printf_i+0xd2>
 8007302:	064d      	lsls	r5, r1, #25
 8007304:	bf48      	it	mi
 8007306:	b29b      	uxthmi	r3, r3
 8007308:	e7ef      	b.n	80072ea <_printf_i+0x14a>
 800730a:	4665      	mov	r5, ip
 800730c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007310:	fb02 3311 	mls	r3, r2, r1, r3
 8007314:	5cc3      	ldrb	r3, [r0, r3]
 8007316:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800731a:	460b      	mov	r3, r1
 800731c:	2900      	cmp	r1, #0
 800731e:	d1f5      	bne.n	800730c <_printf_i+0x16c>
 8007320:	e7b9      	b.n	8007296 <_printf_i+0xf6>
 8007322:	6813      	ldr	r3, [r2, #0]
 8007324:	6825      	ldr	r5, [r4, #0]
 8007326:	1d18      	adds	r0, r3, #4
 8007328:	6961      	ldr	r1, [r4, #20]
 800732a:	6010      	str	r0, [r2, #0]
 800732c:	0628      	lsls	r0, r5, #24
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	d501      	bpl.n	8007336 <_printf_i+0x196>
 8007332:	6019      	str	r1, [r3, #0]
 8007334:	e002      	b.n	800733c <_printf_i+0x19c>
 8007336:	066a      	lsls	r2, r5, #25
 8007338:	d5fb      	bpl.n	8007332 <_printf_i+0x192>
 800733a:	8019      	strh	r1, [r3, #0]
 800733c:	2300      	movs	r3, #0
 800733e:	4665      	mov	r5, ip
 8007340:	6123      	str	r3, [r4, #16]
 8007342:	e7b9      	b.n	80072b8 <_printf_i+0x118>
 8007344:	6813      	ldr	r3, [r2, #0]
 8007346:	1d19      	adds	r1, r3, #4
 8007348:	6011      	str	r1, [r2, #0]
 800734a:	681d      	ldr	r5, [r3, #0]
 800734c:	6862      	ldr	r2, [r4, #4]
 800734e:	2100      	movs	r1, #0
 8007350:	4628      	mov	r0, r5
 8007352:	f000 feaf 	bl	80080b4 <memchr>
 8007356:	b108      	cbz	r0, 800735c <_printf_i+0x1bc>
 8007358:	1b40      	subs	r0, r0, r5
 800735a:	6060      	str	r0, [r4, #4]
 800735c:	6863      	ldr	r3, [r4, #4]
 800735e:	6123      	str	r3, [r4, #16]
 8007360:	2300      	movs	r3, #0
 8007362:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007366:	e7a7      	b.n	80072b8 <_printf_i+0x118>
 8007368:	6923      	ldr	r3, [r4, #16]
 800736a:	462a      	mov	r2, r5
 800736c:	4639      	mov	r1, r7
 800736e:	4630      	mov	r0, r6
 8007370:	47c0      	blx	r8
 8007372:	3001      	adds	r0, #1
 8007374:	d0aa      	beq.n	80072cc <_printf_i+0x12c>
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	079b      	lsls	r3, r3, #30
 800737a:	d413      	bmi.n	80073a4 <_printf_i+0x204>
 800737c:	68e0      	ldr	r0, [r4, #12]
 800737e:	9b03      	ldr	r3, [sp, #12]
 8007380:	4298      	cmp	r0, r3
 8007382:	bfb8      	it	lt
 8007384:	4618      	movlt	r0, r3
 8007386:	e7a3      	b.n	80072d0 <_printf_i+0x130>
 8007388:	2301      	movs	r3, #1
 800738a:	464a      	mov	r2, r9
 800738c:	4639      	mov	r1, r7
 800738e:	4630      	mov	r0, r6
 8007390:	47c0      	blx	r8
 8007392:	3001      	adds	r0, #1
 8007394:	d09a      	beq.n	80072cc <_printf_i+0x12c>
 8007396:	3501      	adds	r5, #1
 8007398:	68e3      	ldr	r3, [r4, #12]
 800739a:	9a03      	ldr	r2, [sp, #12]
 800739c:	1a9b      	subs	r3, r3, r2
 800739e:	42ab      	cmp	r3, r5
 80073a0:	dcf2      	bgt.n	8007388 <_printf_i+0x1e8>
 80073a2:	e7eb      	b.n	800737c <_printf_i+0x1dc>
 80073a4:	2500      	movs	r5, #0
 80073a6:	f104 0919 	add.w	r9, r4, #25
 80073aa:	e7f5      	b.n	8007398 <_printf_i+0x1f8>
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1ac      	bne.n	800730a <_printf_i+0x16a>
 80073b0:	7803      	ldrb	r3, [r0, #0]
 80073b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073ba:	e76c      	b.n	8007296 <_printf_i+0xf6>
 80073bc:	08008d42 	.word	0x08008d42
 80073c0:	08008d53 	.word	0x08008d53

080073c4 <siprintf>:
 80073c4:	b40e      	push	{r1, r2, r3}
 80073c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80073ca:	b500      	push	{lr}
 80073cc:	b09c      	sub	sp, #112	; 0x70
 80073ce:	ab1d      	add	r3, sp, #116	; 0x74
 80073d0:	9002      	str	r0, [sp, #8]
 80073d2:	9006      	str	r0, [sp, #24]
 80073d4:	9107      	str	r1, [sp, #28]
 80073d6:	9104      	str	r1, [sp, #16]
 80073d8:	4808      	ldr	r0, [pc, #32]	; (80073fc <siprintf+0x38>)
 80073da:	4909      	ldr	r1, [pc, #36]	; (8007400 <siprintf+0x3c>)
 80073dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80073e0:	9105      	str	r1, [sp, #20]
 80073e2:	6800      	ldr	r0, [r0, #0]
 80073e4:	a902      	add	r1, sp, #8
 80073e6:	9301      	str	r3, [sp, #4]
 80073e8:	f001 fa5c 	bl	80088a4 <_svfiprintf_r>
 80073ec:	2200      	movs	r2, #0
 80073ee:	9b02      	ldr	r3, [sp, #8]
 80073f0:	701a      	strb	r2, [r3, #0]
 80073f2:	b01c      	add	sp, #112	; 0x70
 80073f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80073f8:	b003      	add	sp, #12
 80073fa:	4770      	bx	lr
 80073fc:	20000010 	.word	0x20000010
 8007400:	ffff0208 	.word	0xffff0208

08007404 <quorem>:
 8007404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	6903      	ldr	r3, [r0, #16]
 800740a:	690c      	ldr	r4, [r1, #16]
 800740c:	4680      	mov	r8, r0
 800740e:	42a3      	cmp	r3, r4
 8007410:	f2c0 8084 	blt.w	800751c <quorem+0x118>
 8007414:	3c01      	subs	r4, #1
 8007416:	f101 0714 	add.w	r7, r1, #20
 800741a:	f100 0614 	add.w	r6, r0, #20
 800741e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007422:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007426:	3501      	adds	r5, #1
 8007428:	fbb0 f5f5 	udiv	r5, r0, r5
 800742c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007430:	eb06 030c 	add.w	r3, r6, ip
 8007434:	eb07 090c 	add.w	r9, r7, ip
 8007438:	9301      	str	r3, [sp, #4]
 800743a:	b39d      	cbz	r5, 80074a4 <quorem+0xa0>
 800743c:	f04f 0a00 	mov.w	sl, #0
 8007440:	4638      	mov	r0, r7
 8007442:	46b6      	mov	lr, r6
 8007444:	46d3      	mov	fp, sl
 8007446:	f850 2b04 	ldr.w	r2, [r0], #4
 800744a:	b293      	uxth	r3, r2
 800744c:	fb05 a303 	mla	r3, r5, r3, sl
 8007450:	0c12      	lsrs	r2, r2, #16
 8007452:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007456:	fb05 a202 	mla	r2, r5, r2, sl
 800745a:	b29b      	uxth	r3, r3
 800745c:	ebab 0303 	sub.w	r3, fp, r3
 8007460:	f8de b000 	ldr.w	fp, [lr]
 8007464:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007468:	fa1f fb8b 	uxth.w	fp, fp
 800746c:	445b      	add	r3, fp
 800746e:	fa1f fb82 	uxth.w	fp, r2
 8007472:	f8de 2000 	ldr.w	r2, [lr]
 8007476:	4581      	cmp	r9, r0
 8007478:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800747c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007480:	b29b      	uxth	r3, r3
 8007482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007486:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800748a:	f84e 3b04 	str.w	r3, [lr], #4
 800748e:	d2da      	bcs.n	8007446 <quorem+0x42>
 8007490:	f856 300c 	ldr.w	r3, [r6, ip]
 8007494:	b933      	cbnz	r3, 80074a4 <quorem+0xa0>
 8007496:	9b01      	ldr	r3, [sp, #4]
 8007498:	3b04      	subs	r3, #4
 800749a:	429e      	cmp	r6, r3
 800749c:	461a      	mov	r2, r3
 800749e:	d331      	bcc.n	8007504 <quorem+0x100>
 80074a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80074a4:	4640      	mov	r0, r8
 80074a6:	f001 f827 	bl	80084f8 <__mcmp>
 80074aa:	2800      	cmp	r0, #0
 80074ac:	db26      	blt.n	80074fc <quorem+0xf8>
 80074ae:	4630      	mov	r0, r6
 80074b0:	f04f 0c00 	mov.w	ip, #0
 80074b4:	3501      	adds	r5, #1
 80074b6:	f857 1b04 	ldr.w	r1, [r7], #4
 80074ba:	f8d0 e000 	ldr.w	lr, [r0]
 80074be:	b28b      	uxth	r3, r1
 80074c0:	ebac 0303 	sub.w	r3, ip, r3
 80074c4:	fa1f f28e 	uxth.w	r2, lr
 80074c8:	4413      	add	r3, r2
 80074ca:	0c0a      	lsrs	r2, r1, #16
 80074cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80074d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074da:	45b9      	cmp	r9, r7
 80074dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80074e0:	f840 3b04 	str.w	r3, [r0], #4
 80074e4:	d2e7      	bcs.n	80074b6 <quorem+0xb2>
 80074e6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80074ea:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80074ee:	b92a      	cbnz	r2, 80074fc <quorem+0xf8>
 80074f0:	3b04      	subs	r3, #4
 80074f2:	429e      	cmp	r6, r3
 80074f4:	461a      	mov	r2, r3
 80074f6:	d30b      	bcc.n	8007510 <quorem+0x10c>
 80074f8:	f8c8 4010 	str.w	r4, [r8, #16]
 80074fc:	4628      	mov	r0, r5
 80074fe:	b003      	add	sp, #12
 8007500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007504:	6812      	ldr	r2, [r2, #0]
 8007506:	3b04      	subs	r3, #4
 8007508:	2a00      	cmp	r2, #0
 800750a:	d1c9      	bne.n	80074a0 <quorem+0x9c>
 800750c:	3c01      	subs	r4, #1
 800750e:	e7c4      	b.n	800749a <quorem+0x96>
 8007510:	6812      	ldr	r2, [r2, #0]
 8007512:	3b04      	subs	r3, #4
 8007514:	2a00      	cmp	r2, #0
 8007516:	d1ef      	bne.n	80074f8 <quorem+0xf4>
 8007518:	3c01      	subs	r4, #1
 800751a:	e7ea      	b.n	80074f2 <quorem+0xee>
 800751c:	2000      	movs	r0, #0
 800751e:	e7ee      	b.n	80074fe <quorem+0xfa>

08007520 <_dtoa_r>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	4616      	mov	r6, r2
 8007526:	461f      	mov	r7, r3
 8007528:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800752a:	b095      	sub	sp, #84	; 0x54
 800752c:	4604      	mov	r4, r0
 800752e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8007532:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007536:	b93d      	cbnz	r5, 8007548 <_dtoa_r+0x28>
 8007538:	2010      	movs	r0, #16
 800753a:	f000 fdb3 	bl	80080a4 <malloc>
 800753e:	6260      	str	r0, [r4, #36]	; 0x24
 8007540:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007544:	6005      	str	r5, [r0, #0]
 8007546:	60c5      	str	r5, [r0, #12]
 8007548:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800754a:	6819      	ldr	r1, [r3, #0]
 800754c:	b151      	cbz	r1, 8007564 <_dtoa_r+0x44>
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	2301      	movs	r3, #1
 8007552:	4093      	lsls	r3, r2
 8007554:	604a      	str	r2, [r1, #4]
 8007556:	608b      	str	r3, [r1, #8]
 8007558:	4620      	mov	r0, r4
 800755a:	f000 fded 	bl	8008138 <_Bfree>
 800755e:	2200      	movs	r2, #0
 8007560:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	1e3b      	subs	r3, r7, #0
 8007566:	bfaf      	iteee	ge
 8007568:	2300      	movge	r3, #0
 800756a:	2201      	movlt	r2, #1
 800756c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007570:	9303      	strlt	r3, [sp, #12]
 8007572:	bfac      	ite	ge
 8007574:	f8c8 3000 	strge.w	r3, [r8]
 8007578:	f8c8 2000 	strlt.w	r2, [r8]
 800757c:	4bae      	ldr	r3, [pc, #696]	; (8007838 <_dtoa_r+0x318>)
 800757e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007582:	ea33 0308 	bics.w	r3, r3, r8
 8007586:	d11b      	bne.n	80075c0 <_dtoa_r+0xa0>
 8007588:	f242 730f 	movw	r3, #9999	; 0x270f
 800758c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	9b02      	ldr	r3, [sp, #8]
 8007592:	b923      	cbnz	r3, 800759e <_dtoa_r+0x7e>
 8007594:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007598:	2800      	cmp	r0, #0
 800759a:	f000 8545 	beq.w	8008028 <_dtoa_r+0xb08>
 800759e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075a0:	b953      	cbnz	r3, 80075b8 <_dtoa_r+0x98>
 80075a2:	4ba6      	ldr	r3, [pc, #664]	; (800783c <_dtoa_r+0x31c>)
 80075a4:	e021      	b.n	80075ea <_dtoa_r+0xca>
 80075a6:	4ba6      	ldr	r3, [pc, #664]	; (8007840 <_dtoa_r+0x320>)
 80075a8:	9306      	str	r3, [sp, #24]
 80075aa:	3308      	adds	r3, #8
 80075ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80075ae:	6013      	str	r3, [r2, #0]
 80075b0:	9806      	ldr	r0, [sp, #24]
 80075b2:	b015      	add	sp, #84	; 0x54
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b8:	4ba0      	ldr	r3, [pc, #640]	; (800783c <_dtoa_r+0x31c>)
 80075ba:	9306      	str	r3, [sp, #24]
 80075bc:	3303      	adds	r3, #3
 80075be:	e7f5      	b.n	80075ac <_dtoa_r+0x8c>
 80075c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075c4:	2200      	movs	r2, #0
 80075c6:	2300      	movs	r3, #0
 80075c8:	4630      	mov	r0, r6
 80075ca:	4639      	mov	r1, r7
 80075cc:	f7f9 f9ec 	bl	80009a8 <__aeabi_dcmpeq>
 80075d0:	4682      	mov	sl, r0
 80075d2:	b160      	cbz	r0, 80075ee <_dtoa_r+0xce>
 80075d4:	2301      	movs	r3, #1
 80075d6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80075d8:	6013      	str	r3, [r2, #0]
 80075da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 8520 	beq.w	8008022 <_dtoa_r+0xb02>
 80075e2:	4b98      	ldr	r3, [pc, #608]	; (8007844 <_dtoa_r+0x324>)
 80075e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80075e6:	6013      	str	r3, [r2, #0]
 80075e8:	3b01      	subs	r3, #1
 80075ea:	9306      	str	r3, [sp, #24]
 80075ec:	e7e0      	b.n	80075b0 <_dtoa_r+0x90>
 80075ee:	ab12      	add	r3, sp, #72	; 0x48
 80075f0:	9301      	str	r3, [sp, #4]
 80075f2:	ab13      	add	r3, sp, #76	; 0x4c
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	4632      	mov	r2, r6
 80075f8:	463b      	mov	r3, r7
 80075fa:	4620      	mov	r0, r4
 80075fc:	f000 fff4 	bl	80085e8 <__d2b>
 8007600:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007604:	4683      	mov	fp, r0
 8007606:	2d00      	cmp	r5, #0
 8007608:	d07d      	beq.n	8007706 <_dtoa_r+0x1e6>
 800760a:	46b0      	mov	r8, r6
 800760c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007610:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8007614:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8007618:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800761c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8007620:	2200      	movs	r2, #0
 8007622:	4b89      	ldr	r3, [pc, #548]	; (8007848 <_dtoa_r+0x328>)
 8007624:	4640      	mov	r0, r8
 8007626:	4649      	mov	r1, r9
 8007628:	f7f8 fd9e 	bl	8000168 <__aeabi_dsub>
 800762c:	a37c      	add	r3, pc, #496	; (adr r3, 8007820 <_dtoa_r+0x300>)
 800762e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007632:	f7f8 ff51 	bl	80004d8 <__aeabi_dmul>
 8007636:	a37c      	add	r3, pc, #496	; (adr r3, 8007828 <_dtoa_r+0x308>)
 8007638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763c:	f7f8 fd96 	bl	800016c <__adddf3>
 8007640:	4606      	mov	r6, r0
 8007642:	4628      	mov	r0, r5
 8007644:	460f      	mov	r7, r1
 8007646:	f7f8 fedd 	bl	8000404 <__aeabi_i2d>
 800764a:	a379      	add	r3, pc, #484	; (adr r3, 8007830 <_dtoa_r+0x310>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f7f8 ff42 	bl	80004d8 <__aeabi_dmul>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4630      	mov	r0, r6
 800765a:	4639      	mov	r1, r7
 800765c:	f7f8 fd86 	bl	800016c <__adddf3>
 8007660:	4606      	mov	r6, r0
 8007662:	460f      	mov	r7, r1
 8007664:	f7f9 f9e8 	bl	8000a38 <__aeabi_d2iz>
 8007668:	2200      	movs	r2, #0
 800766a:	4682      	mov	sl, r0
 800766c:	2300      	movs	r3, #0
 800766e:	4630      	mov	r0, r6
 8007670:	4639      	mov	r1, r7
 8007672:	f7f9 f9a3 	bl	80009bc <__aeabi_dcmplt>
 8007676:	b148      	cbz	r0, 800768c <_dtoa_r+0x16c>
 8007678:	4650      	mov	r0, sl
 800767a:	f7f8 fec3 	bl	8000404 <__aeabi_i2d>
 800767e:	4632      	mov	r2, r6
 8007680:	463b      	mov	r3, r7
 8007682:	f7f9 f991 	bl	80009a8 <__aeabi_dcmpeq>
 8007686:	b908      	cbnz	r0, 800768c <_dtoa_r+0x16c>
 8007688:	f10a 3aff 	add.w	sl, sl, #4294967295
 800768c:	f1ba 0f16 	cmp.w	sl, #22
 8007690:	d85a      	bhi.n	8007748 <_dtoa_r+0x228>
 8007692:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007696:	496d      	ldr	r1, [pc, #436]	; (800784c <_dtoa_r+0x32c>)
 8007698:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800769c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076a0:	f7f9 f9aa 	bl	80009f8 <__aeabi_dcmpgt>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	d051      	beq.n	800774c <_dtoa_r+0x22c>
 80076a8:	2300      	movs	r3, #0
 80076aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076ae:	930d      	str	r3, [sp, #52]	; 0x34
 80076b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076b2:	1b5d      	subs	r5, r3, r5
 80076b4:	1e6b      	subs	r3, r5, #1
 80076b6:	9307      	str	r3, [sp, #28]
 80076b8:	bf43      	ittte	mi
 80076ba:	2300      	movmi	r3, #0
 80076bc:	f1c5 0901 	rsbmi	r9, r5, #1
 80076c0:	9307      	strmi	r3, [sp, #28]
 80076c2:	f04f 0900 	movpl.w	r9, #0
 80076c6:	f1ba 0f00 	cmp.w	sl, #0
 80076ca:	db41      	blt.n	8007750 <_dtoa_r+0x230>
 80076cc:	9b07      	ldr	r3, [sp, #28]
 80076ce:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80076d2:	4453      	add	r3, sl
 80076d4:	9307      	str	r3, [sp, #28]
 80076d6:	2300      	movs	r3, #0
 80076d8:	9308      	str	r3, [sp, #32]
 80076da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076dc:	2b09      	cmp	r3, #9
 80076de:	f200 808f 	bhi.w	8007800 <_dtoa_r+0x2e0>
 80076e2:	2b05      	cmp	r3, #5
 80076e4:	bfc4      	itt	gt
 80076e6:	3b04      	subgt	r3, #4
 80076e8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80076ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076ec:	bfc8      	it	gt
 80076ee:	2500      	movgt	r5, #0
 80076f0:	f1a3 0302 	sub.w	r3, r3, #2
 80076f4:	bfd8      	it	le
 80076f6:	2501      	movle	r5, #1
 80076f8:	2b03      	cmp	r3, #3
 80076fa:	f200 808d 	bhi.w	8007818 <_dtoa_r+0x2f8>
 80076fe:	e8df f003 	tbb	[pc, r3]
 8007702:	7d7b      	.short	0x7d7b
 8007704:	6f2f      	.short	0x6f2f
 8007706:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800770a:	441d      	add	r5, r3
 800770c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007710:	2820      	cmp	r0, #32
 8007712:	dd13      	ble.n	800773c <_dtoa_r+0x21c>
 8007714:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007718:	9b02      	ldr	r3, [sp, #8]
 800771a:	fa08 f800 	lsl.w	r8, r8, r0
 800771e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007722:	fa23 f000 	lsr.w	r0, r3, r0
 8007726:	ea48 0000 	orr.w	r0, r8, r0
 800772a:	f7f8 fe5b 	bl	80003e4 <__aeabi_ui2d>
 800772e:	2301      	movs	r3, #1
 8007730:	4680      	mov	r8, r0
 8007732:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007736:	3d01      	subs	r5, #1
 8007738:	9310      	str	r3, [sp, #64]	; 0x40
 800773a:	e771      	b.n	8007620 <_dtoa_r+0x100>
 800773c:	9b02      	ldr	r3, [sp, #8]
 800773e:	f1c0 0020 	rsb	r0, r0, #32
 8007742:	fa03 f000 	lsl.w	r0, r3, r0
 8007746:	e7f0      	b.n	800772a <_dtoa_r+0x20a>
 8007748:	2301      	movs	r3, #1
 800774a:	e7b0      	b.n	80076ae <_dtoa_r+0x18e>
 800774c:	900d      	str	r0, [sp, #52]	; 0x34
 800774e:	e7af      	b.n	80076b0 <_dtoa_r+0x190>
 8007750:	f1ca 0300 	rsb	r3, sl, #0
 8007754:	9308      	str	r3, [sp, #32]
 8007756:	2300      	movs	r3, #0
 8007758:	eba9 090a 	sub.w	r9, r9, sl
 800775c:	930c      	str	r3, [sp, #48]	; 0x30
 800775e:	e7bc      	b.n	80076da <_dtoa_r+0x1ba>
 8007760:	2301      	movs	r3, #1
 8007762:	9309      	str	r3, [sp, #36]	; 0x24
 8007764:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007766:	2b00      	cmp	r3, #0
 8007768:	dd74      	ble.n	8007854 <_dtoa_r+0x334>
 800776a:	4698      	mov	r8, r3
 800776c:	9304      	str	r3, [sp, #16]
 800776e:	2200      	movs	r2, #0
 8007770:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007772:	6072      	str	r2, [r6, #4]
 8007774:	2204      	movs	r2, #4
 8007776:	f102 0014 	add.w	r0, r2, #20
 800777a:	4298      	cmp	r0, r3
 800777c:	6871      	ldr	r1, [r6, #4]
 800777e:	d96e      	bls.n	800785e <_dtoa_r+0x33e>
 8007780:	4620      	mov	r0, r4
 8007782:	f000 fca5 	bl	80080d0 <_Balloc>
 8007786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007788:	6030      	str	r0, [r6, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f1b8 0f0e 	cmp.w	r8, #14
 8007790:	9306      	str	r3, [sp, #24]
 8007792:	f200 80ed 	bhi.w	8007970 <_dtoa_r+0x450>
 8007796:	2d00      	cmp	r5, #0
 8007798:	f000 80ea 	beq.w	8007970 <_dtoa_r+0x450>
 800779c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077a0:	f1ba 0f00 	cmp.w	sl, #0
 80077a4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80077a8:	dd77      	ble.n	800789a <_dtoa_r+0x37a>
 80077aa:	4a28      	ldr	r2, [pc, #160]	; (800784c <_dtoa_r+0x32c>)
 80077ac:	f00a 030f 	and.w	r3, sl, #15
 80077b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80077b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077b8:	06f0      	lsls	r0, r6, #27
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80077c2:	d568      	bpl.n	8007896 <_dtoa_r+0x376>
 80077c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80077c8:	4b21      	ldr	r3, [pc, #132]	; (8007850 <_dtoa_r+0x330>)
 80077ca:	2503      	movs	r5, #3
 80077cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077d0:	f7f8 ffac 	bl	800072c <__aeabi_ddiv>
 80077d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077d8:	f006 060f 	and.w	r6, r6, #15
 80077dc:	4f1c      	ldr	r7, [pc, #112]	; (8007850 <_dtoa_r+0x330>)
 80077de:	e04f      	b.n	8007880 <_dtoa_r+0x360>
 80077e0:	2301      	movs	r3, #1
 80077e2:	9309      	str	r3, [sp, #36]	; 0x24
 80077e4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80077e6:	4453      	add	r3, sl
 80077e8:	f103 0801 	add.w	r8, r3, #1
 80077ec:	9304      	str	r3, [sp, #16]
 80077ee:	4643      	mov	r3, r8
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	bfb8      	it	lt
 80077f4:	2301      	movlt	r3, #1
 80077f6:	e7ba      	b.n	800776e <_dtoa_r+0x24e>
 80077f8:	2300      	movs	r3, #0
 80077fa:	e7b2      	b.n	8007762 <_dtoa_r+0x242>
 80077fc:	2300      	movs	r3, #0
 80077fe:	e7f0      	b.n	80077e2 <_dtoa_r+0x2c2>
 8007800:	2501      	movs	r5, #1
 8007802:	2300      	movs	r3, #0
 8007804:	9509      	str	r5, [sp, #36]	; 0x24
 8007806:	931e      	str	r3, [sp, #120]	; 0x78
 8007808:	f04f 33ff 	mov.w	r3, #4294967295
 800780c:	2200      	movs	r2, #0
 800780e:	9304      	str	r3, [sp, #16]
 8007810:	4698      	mov	r8, r3
 8007812:	2312      	movs	r3, #18
 8007814:	921f      	str	r2, [sp, #124]	; 0x7c
 8007816:	e7aa      	b.n	800776e <_dtoa_r+0x24e>
 8007818:	2301      	movs	r3, #1
 800781a:	9309      	str	r3, [sp, #36]	; 0x24
 800781c:	e7f4      	b.n	8007808 <_dtoa_r+0x2e8>
 800781e:	bf00      	nop
 8007820:	636f4361 	.word	0x636f4361
 8007824:	3fd287a7 	.word	0x3fd287a7
 8007828:	8b60c8b3 	.word	0x8b60c8b3
 800782c:	3fc68a28 	.word	0x3fc68a28
 8007830:	509f79fb 	.word	0x509f79fb
 8007834:	3fd34413 	.word	0x3fd34413
 8007838:	7ff00000 	.word	0x7ff00000
 800783c:	08008d6d 	.word	0x08008d6d
 8007840:	08008d64 	.word	0x08008d64
 8007844:	08008d41 	.word	0x08008d41
 8007848:	3ff80000 	.word	0x3ff80000
 800784c:	08008da0 	.word	0x08008da0
 8007850:	08008d78 	.word	0x08008d78
 8007854:	2301      	movs	r3, #1
 8007856:	9304      	str	r3, [sp, #16]
 8007858:	4698      	mov	r8, r3
 800785a:	461a      	mov	r2, r3
 800785c:	e7da      	b.n	8007814 <_dtoa_r+0x2f4>
 800785e:	3101      	adds	r1, #1
 8007860:	6071      	str	r1, [r6, #4]
 8007862:	0052      	lsls	r2, r2, #1
 8007864:	e787      	b.n	8007776 <_dtoa_r+0x256>
 8007866:	07f1      	lsls	r1, r6, #31
 8007868:	d508      	bpl.n	800787c <_dtoa_r+0x35c>
 800786a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800786e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007872:	f7f8 fe31 	bl	80004d8 <__aeabi_dmul>
 8007876:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800787a:	3501      	adds	r5, #1
 800787c:	1076      	asrs	r6, r6, #1
 800787e:	3708      	adds	r7, #8
 8007880:	2e00      	cmp	r6, #0
 8007882:	d1f0      	bne.n	8007866 <_dtoa_r+0x346>
 8007884:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800788c:	f7f8 ff4e 	bl	800072c <__aeabi_ddiv>
 8007890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007894:	e01b      	b.n	80078ce <_dtoa_r+0x3ae>
 8007896:	2502      	movs	r5, #2
 8007898:	e7a0      	b.n	80077dc <_dtoa_r+0x2bc>
 800789a:	f000 80a4 	beq.w	80079e6 <_dtoa_r+0x4c6>
 800789e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80078a2:	f1ca 0600 	rsb	r6, sl, #0
 80078a6:	4ba0      	ldr	r3, [pc, #640]	; (8007b28 <_dtoa_r+0x608>)
 80078a8:	f006 020f 	and.w	r2, r6, #15
 80078ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b4:	f7f8 fe10 	bl	80004d8 <__aeabi_dmul>
 80078b8:	2502      	movs	r5, #2
 80078ba:	2300      	movs	r3, #0
 80078bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078c0:	4f9a      	ldr	r7, [pc, #616]	; (8007b2c <_dtoa_r+0x60c>)
 80078c2:	1136      	asrs	r6, r6, #4
 80078c4:	2e00      	cmp	r6, #0
 80078c6:	f040 8083 	bne.w	80079d0 <_dtoa_r+0x4b0>
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e0      	bne.n	8007890 <_dtoa_r+0x370>
 80078ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 808a 	beq.w	80079ea <_dtoa_r+0x4ca>
 80078d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078da:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80078de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078e2:	2200      	movs	r2, #0
 80078e4:	4b92      	ldr	r3, [pc, #584]	; (8007b30 <_dtoa_r+0x610>)
 80078e6:	f7f9 f869 	bl	80009bc <__aeabi_dcmplt>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	d07d      	beq.n	80079ea <_dtoa_r+0x4ca>
 80078ee:	f1b8 0f00 	cmp.w	r8, #0
 80078f2:	d07a      	beq.n	80079ea <_dtoa_r+0x4ca>
 80078f4:	9b04      	ldr	r3, [sp, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	dd36      	ble.n	8007968 <_dtoa_r+0x448>
 80078fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078fe:	2200      	movs	r2, #0
 8007900:	4b8c      	ldr	r3, [pc, #560]	; (8007b34 <_dtoa_r+0x614>)
 8007902:	f7f8 fde9 	bl	80004d8 <__aeabi_dmul>
 8007906:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800790a:	9e04      	ldr	r6, [sp, #16]
 800790c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8007910:	3501      	adds	r5, #1
 8007912:	4628      	mov	r0, r5
 8007914:	f7f8 fd76 	bl	8000404 <__aeabi_i2d>
 8007918:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800791c:	f7f8 fddc 	bl	80004d8 <__aeabi_dmul>
 8007920:	2200      	movs	r2, #0
 8007922:	4b85      	ldr	r3, [pc, #532]	; (8007b38 <_dtoa_r+0x618>)
 8007924:	f7f8 fc22 	bl	800016c <__adddf3>
 8007928:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800792c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007930:	950b      	str	r5, [sp, #44]	; 0x2c
 8007932:	2e00      	cmp	r6, #0
 8007934:	d15c      	bne.n	80079f0 <_dtoa_r+0x4d0>
 8007936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800793a:	2200      	movs	r2, #0
 800793c:	4b7f      	ldr	r3, [pc, #508]	; (8007b3c <_dtoa_r+0x61c>)
 800793e:	f7f8 fc13 	bl	8000168 <__aeabi_dsub>
 8007942:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007944:	462b      	mov	r3, r5
 8007946:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800794a:	f7f9 f855 	bl	80009f8 <__aeabi_dcmpgt>
 800794e:	2800      	cmp	r0, #0
 8007950:	f040 8281 	bne.w	8007e56 <_dtoa_r+0x936>
 8007954:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800795a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800795e:	f7f9 f82d 	bl	80009bc <__aeabi_dcmplt>
 8007962:	2800      	cmp	r0, #0
 8007964:	f040 8275 	bne.w	8007e52 <_dtoa_r+0x932>
 8007968:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800796c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007970:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007972:	2b00      	cmp	r3, #0
 8007974:	f2c0 814b 	blt.w	8007c0e <_dtoa_r+0x6ee>
 8007978:	f1ba 0f0e 	cmp.w	sl, #14
 800797c:	f300 8147 	bgt.w	8007c0e <_dtoa_r+0x6ee>
 8007980:	4b69      	ldr	r3, [pc, #420]	; (8007b28 <_dtoa_r+0x608>)
 8007982:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800798e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007990:	2b00      	cmp	r3, #0
 8007992:	f280 80d7 	bge.w	8007b44 <_dtoa_r+0x624>
 8007996:	f1b8 0f00 	cmp.w	r8, #0
 800799a:	f300 80d3 	bgt.w	8007b44 <_dtoa_r+0x624>
 800799e:	f040 8257 	bne.w	8007e50 <_dtoa_r+0x930>
 80079a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079a6:	2200      	movs	r2, #0
 80079a8:	4b64      	ldr	r3, [pc, #400]	; (8007b3c <_dtoa_r+0x61c>)
 80079aa:	f7f8 fd95 	bl	80004d8 <__aeabi_dmul>
 80079ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079b2:	f7f9 f817 	bl	80009e4 <__aeabi_dcmpge>
 80079b6:	4646      	mov	r6, r8
 80079b8:	4647      	mov	r7, r8
 80079ba:	2800      	cmp	r0, #0
 80079bc:	f040 822d 	bne.w	8007e1a <_dtoa_r+0x8fa>
 80079c0:	9b06      	ldr	r3, [sp, #24]
 80079c2:	9a06      	ldr	r2, [sp, #24]
 80079c4:	1c5d      	adds	r5, r3, #1
 80079c6:	2331      	movs	r3, #49	; 0x31
 80079c8:	f10a 0a01 	add.w	sl, sl, #1
 80079cc:	7013      	strb	r3, [r2, #0]
 80079ce:	e228      	b.n	8007e22 <_dtoa_r+0x902>
 80079d0:	07f2      	lsls	r2, r6, #31
 80079d2:	d505      	bpl.n	80079e0 <_dtoa_r+0x4c0>
 80079d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079d8:	f7f8 fd7e 	bl	80004d8 <__aeabi_dmul>
 80079dc:	2301      	movs	r3, #1
 80079de:	3501      	adds	r5, #1
 80079e0:	1076      	asrs	r6, r6, #1
 80079e2:	3708      	adds	r7, #8
 80079e4:	e76e      	b.n	80078c4 <_dtoa_r+0x3a4>
 80079e6:	2502      	movs	r5, #2
 80079e8:	e771      	b.n	80078ce <_dtoa_r+0x3ae>
 80079ea:	4657      	mov	r7, sl
 80079ec:	4646      	mov	r6, r8
 80079ee:	e790      	b.n	8007912 <_dtoa_r+0x3f2>
 80079f0:	4b4d      	ldr	r3, [pc, #308]	; (8007b28 <_dtoa_r+0x608>)
 80079f2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80079f6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80079fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d048      	beq.n	8007a92 <_dtoa_r+0x572>
 8007a00:	4602      	mov	r2, r0
 8007a02:	460b      	mov	r3, r1
 8007a04:	2000      	movs	r0, #0
 8007a06:	494e      	ldr	r1, [pc, #312]	; (8007b40 <_dtoa_r+0x620>)
 8007a08:	f7f8 fe90 	bl	800072c <__aeabi_ddiv>
 8007a0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007a10:	f7f8 fbaa 	bl	8000168 <__aeabi_dsub>
 8007a14:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007a18:	9d06      	ldr	r5, [sp, #24]
 8007a1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a1e:	f7f9 f80b 	bl	8000a38 <__aeabi_d2iz>
 8007a22:	9011      	str	r0, [sp, #68]	; 0x44
 8007a24:	f7f8 fcee 	bl	8000404 <__aeabi_i2d>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a30:	f7f8 fb9a 	bl	8000168 <__aeabi_dsub>
 8007a34:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a3a:	3330      	adds	r3, #48	; 0x30
 8007a3c:	f805 3b01 	strb.w	r3, [r5], #1
 8007a40:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007a44:	f7f8 ffba 	bl	80009bc <__aeabi_dcmplt>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	d163      	bne.n	8007b14 <_dtoa_r+0x5f4>
 8007a4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a50:	2000      	movs	r0, #0
 8007a52:	4937      	ldr	r1, [pc, #220]	; (8007b30 <_dtoa_r+0x610>)
 8007a54:	f7f8 fb88 	bl	8000168 <__aeabi_dsub>
 8007a58:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007a5c:	f7f8 ffae 	bl	80009bc <__aeabi_dcmplt>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	f040 80b5 	bne.w	8007bd0 <_dtoa_r+0x6b0>
 8007a66:	9b06      	ldr	r3, [sp, #24]
 8007a68:	1aeb      	subs	r3, r5, r3
 8007a6a:	429e      	cmp	r6, r3
 8007a6c:	f77f af7c 	ble.w	8007968 <_dtoa_r+0x448>
 8007a70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a74:	2200      	movs	r2, #0
 8007a76:	4b2f      	ldr	r3, [pc, #188]	; (8007b34 <_dtoa_r+0x614>)
 8007a78:	f7f8 fd2e 	bl	80004d8 <__aeabi_dmul>
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007a82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a86:	4b2b      	ldr	r3, [pc, #172]	; (8007b34 <_dtoa_r+0x614>)
 8007a88:	f7f8 fd26 	bl	80004d8 <__aeabi_dmul>
 8007a8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a90:	e7c3      	b.n	8007a1a <_dtoa_r+0x4fa>
 8007a92:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007a96:	f7f8 fd1f 	bl	80004d8 <__aeabi_dmul>
 8007a9a:	9b06      	ldr	r3, [sp, #24]
 8007a9c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007aa0:	199d      	adds	r5, r3, r6
 8007aa2:	461e      	mov	r6, r3
 8007aa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa8:	f7f8 ffc6 	bl	8000a38 <__aeabi_d2iz>
 8007aac:	9011      	str	r0, [sp, #68]	; 0x44
 8007aae:	f7f8 fca9 	bl	8000404 <__aeabi_i2d>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aba:	f7f8 fb55 	bl	8000168 <__aeabi_dsub>
 8007abe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ac4:	3330      	adds	r3, #48	; 0x30
 8007ac6:	f806 3b01 	strb.w	r3, [r6], #1
 8007aca:	42ae      	cmp	r6, r5
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	d124      	bne.n	8007b1c <_dtoa_r+0x5fc>
 8007ad2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ad6:	4b1a      	ldr	r3, [pc, #104]	; (8007b40 <_dtoa_r+0x620>)
 8007ad8:	f7f8 fb48 	bl	800016c <__adddf3>
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ae4:	f7f8 ff88 	bl	80009f8 <__aeabi_dcmpgt>
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	d171      	bne.n	8007bd0 <_dtoa_r+0x6b0>
 8007aec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007af0:	2000      	movs	r0, #0
 8007af2:	4913      	ldr	r1, [pc, #76]	; (8007b40 <_dtoa_r+0x620>)
 8007af4:	f7f8 fb38 	bl	8000168 <__aeabi_dsub>
 8007af8:	4602      	mov	r2, r0
 8007afa:	460b      	mov	r3, r1
 8007afc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b00:	f7f8 ff5c 	bl	80009bc <__aeabi_dcmplt>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	f43f af2f 	beq.w	8007968 <_dtoa_r+0x448>
 8007b0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b0e:	1e6a      	subs	r2, r5, #1
 8007b10:	2b30      	cmp	r3, #48	; 0x30
 8007b12:	d001      	beq.n	8007b18 <_dtoa_r+0x5f8>
 8007b14:	46ba      	mov	sl, r7
 8007b16:	e04a      	b.n	8007bae <_dtoa_r+0x68e>
 8007b18:	4615      	mov	r5, r2
 8007b1a:	e7f6      	b.n	8007b0a <_dtoa_r+0x5ea>
 8007b1c:	4b05      	ldr	r3, [pc, #20]	; (8007b34 <_dtoa_r+0x614>)
 8007b1e:	f7f8 fcdb 	bl	80004d8 <__aeabi_dmul>
 8007b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b26:	e7bd      	b.n	8007aa4 <_dtoa_r+0x584>
 8007b28:	08008da0 	.word	0x08008da0
 8007b2c:	08008d78 	.word	0x08008d78
 8007b30:	3ff00000 	.word	0x3ff00000
 8007b34:	40240000 	.word	0x40240000
 8007b38:	401c0000 	.word	0x401c0000
 8007b3c:	40140000 	.word	0x40140000
 8007b40:	3fe00000 	.word	0x3fe00000
 8007b44:	9d06      	ldr	r5, [sp, #24]
 8007b46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b4e:	4630      	mov	r0, r6
 8007b50:	4639      	mov	r1, r7
 8007b52:	f7f8 fdeb 	bl	800072c <__aeabi_ddiv>
 8007b56:	f7f8 ff6f 	bl	8000a38 <__aeabi_d2iz>
 8007b5a:	4681      	mov	r9, r0
 8007b5c:	f7f8 fc52 	bl	8000404 <__aeabi_i2d>
 8007b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b64:	f7f8 fcb8 	bl	80004d8 <__aeabi_dmul>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4630      	mov	r0, r6
 8007b6e:	4639      	mov	r1, r7
 8007b70:	f7f8 fafa 	bl	8000168 <__aeabi_dsub>
 8007b74:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8007b78:	f805 6b01 	strb.w	r6, [r5], #1
 8007b7c:	9e06      	ldr	r6, [sp, #24]
 8007b7e:	4602      	mov	r2, r0
 8007b80:	1bae      	subs	r6, r5, r6
 8007b82:	45b0      	cmp	r8, r6
 8007b84:	460b      	mov	r3, r1
 8007b86:	d135      	bne.n	8007bf4 <_dtoa_r+0x6d4>
 8007b88:	f7f8 faf0 	bl	800016c <__adddf3>
 8007b8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b90:	4606      	mov	r6, r0
 8007b92:	460f      	mov	r7, r1
 8007b94:	f7f8 ff30 	bl	80009f8 <__aeabi_dcmpgt>
 8007b98:	b9c8      	cbnz	r0, 8007bce <_dtoa_r+0x6ae>
 8007b9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	f7f8 ff01 	bl	80009a8 <__aeabi_dcmpeq>
 8007ba6:	b110      	cbz	r0, 8007bae <_dtoa_r+0x68e>
 8007ba8:	f019 0f01 	tst.w	r9, #1
 8007bac:	d10f      	bne.n	8007bce <_dtoa_r+0x6ae>
 8007bae:	4659      	mov	r1, fp
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 fac1 	bl	8008138 <_Bfree>
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007bba:	702b      	strb	r3, [r5, #0]
 8007bbc:	f10a 0301 	add.w	r3, sl, #1
 8007bc0:	6013      	str	r3, [r2, #0]
 8007bc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f43f acf3 	beq.w	80075b0 <_dtoa_r+0x90>
 8007bca:	601d      	str	r5, [r3, #0]
 8007bcc:	e4f0      	b.n	80075b0 <_dtoa_r+0x90>
 8007bce:	4657      	mov	r7, sl
 8007bd0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007bd4:	1e6b      	subs	r3, r5, #1
 8007bd6:	2a39      	cmp	r2, #57	; 0x39
 8007bd8:	d106      	bne.n	8007be8 <_dtoa_r+0x6c8>
 8007bda:	9a06      	ldr	r2, [sp, #24]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d107      	bne.n	8007bf0 <_dtoa_r+0x6d0>
 8007be0:	2330      	movs	r3, #48	; 0x30
 8007be2:	7013      	strb	r3, [r2, #0]
 8007be4:	4613      	mov	r3, r2
 8007be6:	3701      	adds	r7, #1
 8007be8:	781a      	ldrb	r2, [r3, #0]
 8007bea:	3201      	adds	r2, #1
 8007bec:	701a      	strb	r2, [r3, #0]
 8007bee:	e791      	b.n	8007b14 <_dtoa_r+0x5f4>
 8007bf0:	461d      	mov	r5, r3
 8007bf2:	e7ed      	b.n	8007bd0 <_dtoa_r+0x6b0>
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	4b99      	ldr	r3, [pc, #612]	; (8007e5c <_dtoa_r+0x93c>)
 8007bf8:	f7f8 fc6e 	bl	80004d8 <__aeabi_dmul>
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	2300      	movs	r3, #0
 8007c00:	4606      	mov	r6, r0
 8007c02:	460f      	mov	r7, r1
 8007c04:	f7f8 fed0 	bl	80009a8 <__aeabi_dcmpeq>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d09e      	beq.n	8007b4a <_dtoa_r+0x62a>
 8007c0c:	e7cf      	b.n	8007bae <_dtoa_r+0x68e>
 8007c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c10:	2a00      	cmp	r2, #0
 8007c12:	f000 8088 	beq.w	8007d26 <_dtoa_r+0x806>
 8007c16:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007c18:	2a01      	cmp	r2, #1
 8007c1a:	dc6d      	bgt.n	8007cf8 <_dtoa_r+0x7d8>
 8007c1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c1e:	2a00      	cmp	r2, #0
 8007c20:	d066      	beq.n	8007cf0 <_dtoa_r+0x7d0>
 8007c22:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c26:	464d      	mov	r5, r9
 8007c28:	9e08      	ldr	r6, [sp, #32]
 8007c2a:	9a07      	ldr	r2, [sp, #28]
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	441a      	add	r2, r3
 8007c30:	4620      	mov	r0, r4
 8007c32:	4499      	add	r9, r3
 8007c34:	9207      	str	r2, [sp, #28]
 8007c36:	f000 fb1f 	bl	8008278 <__i2b>
 8007c3a:	4607      	mov	r7, r0
 8007c3c:	2d00      	cmp	r5, #0
 8007c3e:	dd0b      	ble.n	8007c58 <_dtoa_r+0x738>
 8007c40:	9b07      	ldr	r3, [sp, #28]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	dd08      	ble.n	8007c58 <_dtoa_r+0x738>
 8007c46:	42ab      	cmp	r3, r5
 8007c48:	bfa8      	it	ge
 8007c4a:	462b      	movge	r3, r5
 8007c4c:	9a07      	ldr	r2, [sp, #28]
 8007c4e:	eba9 0903 	sub.w	r9, r9, r3
 8007c52:	1aed      	subs	r5, r5, r3
 8007c54:	1ad3      	subs	r3, r2, r3
 8007c56:	9307      	str	r3, [sp, #28]
 8007c58:	9b08      	ldr	r3, [sp, #32]
 8007c5a:	b1eb      	cbz	r3, 8007c98 <_dtoa_r+0x778>
 8007c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d065      	beq.n	8007d2e <_dtoa_r+0x80e>
 8007c62:	b18e      	cbz	r6, 8007c88 <_dtoa_r+0x768>
 8007c64:	4639      	mov	r1, r7
 8007c66:	4632      	mov	r2, r6
 8007c68:	4620      	mov	r0, r4
 8007c6a:	f000 fba3 	bl	80083b4 <__pow5mult>
 8007c6e:	465a      	mov	r2, fp
 8007c70:	4601      	mov	r1, r0
 8007c72:	4607      	mov	r7, r0
 8007c74:	4620      	mov	r0, r4
 8007c76:	f000 fb08 	bl	800828a <__multiply>
 8007c7a:	4659      	mov	r1, fp
 8007c7c:	900a      	str	r0, [sp, #40]	; 0x28
 8007c7e:	4620      	mov	r0, r4
 8007c80:	f000 fa5a 	bl	8008138 <_Bfree>
 8007c84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c86:	469b      	mov	fp, r3
 8007c88:	9b08      	ldr	r3, [sp, #32]
 8007c8a:	1b9a      	subs	r2, r3, r6
 8007c8c:	d004      	beq.n	8007c98 <_dtoa_r+0x778>
 8007c8e:	4659      	mov	r1, fp
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fb8f 	bl	80083b4 <__pow5mult>
 8007c96:	4683      	mov	fp, r0
 8007c98:	2101      	movs	r1, #1
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	f000 faec 	bl	8008278 <__i2b>
 8007ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 81c6 	beq.w	8008036 <_dtoa_r+0xb16>
 8007caa:	461a      	mov	r2, r3
 8007cac:	4601      	mov	r1, r0
 8007cae:	4620      	mov	r0, r4
 8007cb0:	f000 fb80 	bl	80083b4 <__pow5mult>
 8007cb4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007cb6:	4606      	mov	r6, r0
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	dc3e      	bgt.n	8007d3a <_dtoa_r+0x81a>
 8007cbc:	9b02      	ldr	r3, [sp, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d137      	bne.n	8007d32 <_dtoa_r+0x812>
 8007cc2:	9b03      	ldr	r3, [sp, #12]
 8007cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d134      	bne.n	8007d36 <_dtoa_r+0x816>
 8007ccc:	9b03      	ldr	r3, [sp, #12]
 8007cce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007cd2:	0d1b      	lsrs	r3, r3, #20
 8007cd4:	051b      	lsls	r3, r3, #20
 8007cd6:	b12b      	cbz	r3, 8007ce4 <_dtoa_r+0x7c4>
 8007cd8:	9b07      	ldr	r3, [sp, #28]
 8007cda:	f109 0901 	add.w	r9, r9, #1
 8007cde:	3301      	adds	r3, #1
 8007ce0:	9307      	str	r3, [sp, #28]
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	9308      	str	r3, [sp, #32]
 8007ce6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d128      	bne.n	8007d3e <_dtoa_r+0x81e>
 8007cec:	2001      	movs	r0, #1
 8007cee:	e02e      	b.n	8007d4e <_dtoa_r+0x82e>
 8007cf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cf2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007cf6:	e796      	b.n	8007c26 <_dtoa_r+0x706>
 8007cf8:	9b08      	ldr	r3, [sp, #32]
 8007cfa:	f108 36ff 	add.w	r6, r8, #4294967295
 8007cfe:	42b3      	cmp	r3, r6
 8007d00:	bfb7      	itett	lt
 8007d02:	9b08      	ldrlt	r3, [sp, #32]
 8007d04:	1b9e      	subge	r6, r3, r6
 8007d06:	1af2      	sublt	r2, r6, r3
 8007d08:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8007d0a:	bfbf      	itttt	lt
 8007d0c:	9608      	strlt	r6, [sp, #32]
 8007d0e:	189b      	addlt	r3, r3, r2
 8007d10:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007d12:	2600      	movlt	r6, #0
 8007d14:	f1b8 0f00 	cmp.w	r8, #0
 8007d18:	bfb9      	ittee	lt
 8007d1a:	eba9 0508 	sublt.w	r5, r9, r8
 8007d1e:	2300      	movlt	r3, #0
 8007d20:	464d      	movge	r5, r9
 8007d22:	4643      	movge	r3, r8
 8007d24:	e781      	b.n	8007c2a <_dtoa_r+0x70a>
 8007d26:	9e08      	ldr	r6, [sp, #32]
 8007d28:	464d      	mov	r5, r9
 8007d2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007d2c:	e786      	b.n	8007c3c <_dtoa_r+0x71c>
 8007d2e:	9a08      	ldr	r2, [sp, #32]
 8007d30:	e7ad      	b.n	8007c8e <_dtoa_r+0x76e>
 8007d32:	2300      	movs	r3, #0
 8007d34:	e7d6      	b.n	8007ce4 <_dtoa_r+0x7c4>
 8007d36:	9b02      	ldr	r3, [sp, #8]
 8007d38:	e7d4      	b.n	8007ce4 <_dtoa_r+0x7c4>
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	9308      	str	r3, [sp, #32]
 8007d3e:	6933      	ldr	r3, [r6, #16]
 8007d40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d44:	6918      	ldr	r0, [r3, #16]
 8007d46:	f000 fa49 	bl	80081dc <__hi0bits>
 8007d4a:	f1c0 0020 	rsb	r0, r0, #32
 8007d4e:	9b07      	ldr	r3, [sp, #28]
 8007d50:	4418      	add	r0, r3
 8007d52:	f010 001f 	ands.w	r0, r0, #31
 8007d56:	d047      	beq.n	8007de8 <_dtoa_r+0x8c8>
 8007d58:	f1c0 0320 	rsb	r3, r0, #32
 8007d5c:	2b04      	cmp	r3, #4
 8007d5e:	dd3b      	ble.n	8007dd8 <_dtoa_r+0x8b8>
 8007d60:	9b07      	ldr	r3, [sp, #28]
 8007d62:	f1c0 001c 	rsb	r0, r0, #28
 8007d66:	4481      	add	r9, r0
 8007d68:	4405      	add	r5, r0
 8007d6a:	4403      	add	r3, r0
 8007d6c:	9307      	str	r3, [sp, #28]
 8007d6e:	f1b9 0f00 	cmp.w	r9, #0
 8007d72:	dd05      	ble.n	8007d80 <_dtoa_r+0x860>
 8007d74:	4659      	mov	r1, fp
 8007d76:	464a      	mov	r2, r9
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 fb69 	bl	8008450 <__lshift>
 8007d7e:	4683      	mov	fp, r0
 8007d80:	9b07      	ldr	r3, [sp, #28]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	dd05      	ble.n	8007d92 <_dtoa_r+0x872>
 8007d86:	4631      	mov	r1, r6
 8007d88:	461a      	mov	r2, r3
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	f000 fb60 	bl	8008450 <__lshift>
 8007d90:	4606      	mov	r6, r0
 8007d92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d94:	b353      	cbz	r3, 8007dec <_dtoa_r+0x8cc>
 8007d96:	4631      	mov	r1, r6
 8007d98:	4658      	mov	r0, fp
 8007d9a:	f000 fbad 	bl	80084f8 <__mcmp>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	da24      	bge.n	8007dec <_dtoa_r+0x8cc>
 8007da2:	2300      	movs	r3, #0
 8007da4:	4659      	mov	r1, fp
 8007da6:	220a      	movs	r2, #10
 8007da8:	4620      	mov	r0, r4
 8007daa:	f000 f9dc 	bl	8008166 <__multadd>
 8007dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007db4:	4683      	mov	fp, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 8144 	beq.w	8008044 <_dtoa_r+0xb24>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	4639      	mov	r1, r7
 8007dc0:	220a      	movs	r2, #10
 8007dc2:	4620      	mov	r0, r4
 8007dc4:	f000 f9cf 	bl	8008166 <__multadd>
 8007dc8:	9b04      	ldr	r3, [sp, #16]
 8007dca:	4607      	mov	r7, r0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	dc4d      	bgt.n	8007e6c <_dtoa_r+0x94c>
 8007dd0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007dd2:	2b02      	cmp	r3, #2
 8007dd4:	dd4a      	ble.n	8007e6c <_dtoa_r+0x94c>
 8007dd6:	e011      	b.n	8007dfc <_dtoa_r+0x8dc>
 8007dd8:	d0c9      	beq.n	8007d6e <_dtoa_r+0x84e>
 8007dda:	9a07      	ldr	r2, [sp, #28]
 8007ddc:	331c      	adds	r3, #28
 8007dde:	441a      	add	r2, r3
 8007de0:	4499      	add	r9, r3
 8007de2:	441d      	add	r5, r3
 8007de4:	4613      	mov	r3, r2
 8007de6:	e7c1      	b.n	8007d6c <_dtoa_r+0x84c>
 8007de8:	4603      	mov	r3, r0
 8007dea:	e7f6      	b.n	8007dda <_dtoa_r+0x8ba>
 8007dec:	f1b8 0f00 	cmp.w	r8, #0
 8007df0:	dc36      	bgt.n	8007e60 <_dtoa_r+0x940>
 8007df2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	dd33      	ble.n	8007e60 <_dtoa_r+0x940>
 8007df8:	f8cd 8010 	str.w	r8, [sp, #16]
 8007dfc:	9b04      	ldr	r3, [sp, #16]
 8007dfe:	b963      	cbnz	r3, 8007e1a <_dtoa_r+0x8fa>
 8007e00:	4631      	mov	r1, r6
 8007e02:	2205      	movs	r2, #5
 8007e04:	4620      	mov	r0, r4
 8007e06:	f000 f9ae 	bl	8008166 <__multadd>
 8007e0a:	4601      	mov	r1, r0
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	4658      	mov	r0, fp
 8007e10:	f000 fb72 	bl	80084f8 <__mcmp>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f73f add3 	bgt.w	80079c0 <_dtoa_r+0x4a0>
 8007e1a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007e1c:	9d06      	ldr	r5, [sp, #24]
 8007e1e:	ea6f 0a03 	mvn.w	sl, r3
 8007e22:	f04f 0900 	mov.w	r9, #0
 8007e26:	4631      	mov	r1, r6
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f000 f985 	bl	8008138 <_Bfree>
 8007e2e:	2f00      	cmp	r7, #0
 8007e30:	f43f aebd 	beq.w	8007bae <_dtoa_r+0x68e>
 8007e34:	f1b9 0f00 	cmp.w	r9, #0
 8007e38:	d005      	beq.n	8007e46 <_dtoa_r+0x926>
 8007e3a:	45b9      	cmp	r9, r7
 8007e3c:	d003      	beq.n	8007e46 <_dtoa_r+0x926>
 8007e3e:	4649      	mov	r1, r9
 8007e40:	4620      	mov	r0, r4
 8007e42:	f000 f979 	bl	8008138 <_Bfree>
 8007e46:	4639      	mov	r1, r7
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f000 f975 	bl	8008138 <_Bfree>
 8007e4e:	e6ae      	b.n	8007bae <_dtoa_r+0x68e>
 8007e50:	2600      	movs	r6, #0
 8007e52:	4637      	mov	r7, r6
 8007e54:	e7e1      	b.n	8007e1a <_dtoa_r+0x8fa>
 8007e56:	46ba      	mov	sl, r7
 8007e58:	4637      	mov	r7, r6
 8007e5a:	e5b1      	b.n	80079c0 <_dtoa_r+0x4a0>
 8007e5c:	40240000 	.word	0x40240000
 8007e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e62:	f8cd 8010 	str.w	r8, [sp, #16]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	f000 80f3 	beq.w	8008052 <_dtoa_r+0xb32>
 8007e6c:	2d00      	cmp	r5, #0
 8007e6e:	dd05      	ble.n	8007e7c <_dtoa_r+0x95c>
 8007e70:	4639      	mov	r1, r7
 8007e72:	462a      	mov	r2, r5
 8007e74:	4620      	mov	r0, r4
 8007e76:	f000 faeb 	bl	8008450 <__lshift>
 8007e7a:	4607      	mov	r7, r0
 8007e7c:	9b08      	ldr	r3, [sp, #32]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d04c      	beq.n	8007f1c <_dtoa_r+0x9fc>
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	4620      	mov	r0, r4
 8007e86:	f000 f923 	bl	80080d0 <_Balloc>
 8007e8a:	4605      	mov	r5, r0
 8007e8c:	693a      	ldr	r2, [r7, #16]
 8007e8e:	f107 010c 	add.w	r1, r7, #12
 8007e92:	3202      	adds	r2, #2
 8007e94:	0092      	lsls	r2, r2, #2
 8007e96:	300c      	adds	r0, #12
 8007e98:	f7fe fe32 	bl	8006b00 <memcpy>
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	4629      	mov	r1, r5
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f000 fad5 	bl	8008450 <__lshift>
 8007ea6:	46b9      	mov	r9, r7
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	9b06      	ldr	r3, [sp, #24]
 8007eac:	9307      	str	r3, [sp, #28]
 8007eae:	9b02      	ldr	r3, [sp, #8]
 8007eb0:	f003 0301 	and.w	r3, r3, #1
 8007eb4:	9308      	str	r3, [sp, #32]
 8007eb6:	4631      	mov	r1, r6
 8007eb8:	4658      	mov	r0, fp
 8007eba:	f7ff faa3 	bl	8007404 <quorem>
 8007ebe:	4649      	mov	r1, r9
 8007ec0:	4605      	mov	r5, r0
 8007ec2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007ec6:	4658      	mov	r0, fp
 8007ec8:	f000 fb16 	bl	80084f8 <__mcmp>
 8007ecc:	463a      	mov	r2, r7
 8007ece:	9002      	str	r0, [sp, #8]
 8007ed0:	4631      	mov	r1, r6
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	f000 fb2a 	bl	800852c <__mdiff>
 8007ed8:	68c3      	ldr	r3, [r0, #12]
 8007eda:	4602      	mov	r2, r0
 8007edc:	bb03      	cbnz	r3, 8007f20 <_dtoa_r+0xa00>
 8007ede:	4601      	mov	r1, r0
 8007ee0:	9009      	str	r0, [sp, #36]	; 0x24
 8007ee2:	4658      	mov	r0, fp
 8007ee4:	f000 fb08 	bl	80084f8 <__mcmp>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eec:	4611      	mov	r1, r2
 8007eee:	4620      	mov	r0, r4
 8007ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ef2:	f000 f921 	bl	8008138 <_Bfree>
 8007ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef8:	b9a3      	cbnz	r3, 8007f24 <_dtoa_r+0xa04>
 8007efa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007efc:	b992      	cbnz	r2, 8007f24 <_dtoa_r+0xa04>
 8007efe:	9a08      	ldr	r2, [sp, #32]
 8007f00:	b982      	cbnz	r2, 8007f24 <_dtoa_r+0xa04>
 8007f02:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007f06:	d029      	beq.n	8007f5c <_dtoa_r+0xa3c>
 8007f08:	9b02      	ldr	r3, [sp, #8]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	dd01      	ble.n	8007f12 <_dtoa_r+0x9f2>
 8007f0e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007f12:	9b07      	ldr	r3, [sp, #28]
 8007f14:	1c5d      	adds	r5, r3, #1
 8007f16:	f883 8000 	strb.w	r8, [r3]
 8007f1a:	e784      	b.n	8007e26 <_dtoa_r+0x906>
 8007f1c:	4638      	mov	r0, r7
 8007f1e:	e7c2      	b.n	8007ea6 <_dtoa_r+0x986>
 8007f20:	2301      	movs	r3, #1
 8007f22:	e7e3      	b.n	8007eec <_dtoa_r+0x9cc>
 8007f24:	9a02      	ldr	r2, [sp, #8]
 8007f26:	2a00      	cmp	r2, #0
 8007f28:	db04      	blt.n	8007f34 <_dtoa_r+0xa14>
 8007f2a:	d123      	bne.n	8007f74 <_dtoa_r+0xa54>
 8007f2c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007f2e:	bb0a      	cbnz	r2, 8007f74 <_dtoa_r+0xa54>
 8007f30:	9a08      	ldr	r2, [sp, #32]
 8007f32:	b9fa      	cbnz	r2, 8007f74 <_dtoa_r+0xa54>
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	ddec      	ble.n	8007f12 <_dtoa_r+0x9f2>
 8007f38:	4659      	mov	r1, fp
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	f000 fa87 	bl	8008450 <__lshift>
 8007f42:	4631      	mov	r1, r6
 8007f44:	4683      	mov	fp, r0
 8007f46:	f000 fad7 	bl	80084f8 <__mcmp>
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	dc03      	bgt.n	8007f56 <_dtoa_r+0xa36>
 8007f4e:	d1e0      	bne.n	8007f12 <_dtoa_r+0x9f2>
 8007f50:	f018 0f01 	tst.w	r8, #1
 8007f54:	d0dd      	beq.n	8007f12 <_dtoa_r+0x9f2>
 8007f56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007f5a:	d1d8      	bne.n	8007f0e <_dtoa_r+0x9ee>
 8007f5c:	9b07      	ldr	r3, [sp, #28]
 8007f5e:	9a07      	ldr	r2, [sp, #28]
 8007f60:	1c5d      	adds	r5, r3, #1
 8007f62:	2339      	movs	r3, #57	; 0x39
 8007f64:	7013      	strb	r3, [r2, #0]
 8007f66:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f6a:	1e6a      	subs	r2, r5, #1
 8007f6c:	2b39      	cmp	r3, #57	; 0x39
 8007f6e:	d04d      	beq.n	800800c <_dtoa_r+0xaec>
 8007f70:	3301      	adds	r3, #1
 8007f72:	e052      	b.n	800801a <_dtoa_r+0xafa>
 8007f74:	9a07      	ldr	r2, [sp, #28]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f102 0501 	add.w	r5, r2, #1
 8007f7c:	dd06      	ble.n	8007f8c <_dtoa_r+0xa6c>
 8007f7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007f82:	d0eb      	beq.n	8007f5c <_dtoa_r+0xa3c>
 8007f84:	f108 0801 	add.w	r8, r8, #1
 8007f88:	9b07      	ldr	r3, [sp, #28]
 8007f8a:	e7c4      	b.n	8007f16 <_dtoa_r+0x9f6>
 8007f8c:	9b06      	ldr	r3, [sp, #24]
 8007f8e:	9a04      	ldr	r2, [sp, #16]
 8007f90:	1aeb      	subs	r3, r5, r3
 8007f92:	4293      	cmp	r3, r2
 8007f94:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007f98:	d021      	beq.n	8007fde <_dtoa_r+0xabe>
 8007f9a:	4659      	mov	r1, fp
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	220a      	movs	r2, #10
 8007fa0:	4620      	mov	r0, r4
 8007fa2:	f000 f8e0 	bl	8008166 <__multadd>
 8007fa6:	45b9      	cmp	r9, r7
 8007fa8:	4683      	mov	fp, r0
 8007faa:	f04f 0300 	mov.w	r3, #0
 8007fae:	f04f 020a 	mov.w	r2, #10
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	d105      	bne.n	8007fc4 <_dtoa_r+0xaa4>
 8007fb8:	f000 f8d5 	bl	8008166 <__multadd>
 8007fbc:	4681      	mov	r9, r0
 8007fbe:	4607      	mov	r7, r0
 8007fc0:	9507      	str	r5, [sp, #28]
 8007fc2:	e778      	b.n	8007eb6 <_dtoa_r+0x996>
 8007fc4:	f000 f8cf 	bl	8008166 <__multadd>
 8007fc8:	4639      	mov	r1, r7
 8007fca:	4681      	mov	r9, r0
 8007fcc:	2300      	movs	r3, #0
 8007fce:	220a      	movs	r2, #10
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f000 f8c8 	bl	8008166 <__multadd>
 8007fd6:	4607      	mov	r7, r0
 8007fd8:	e7f2      	b.n	8007fc0 <_dtoa_r+0xaa0>
 8007fda:	f04f 0900 	mov.w	r9, #0
 8007fde:	4659      	mov	r1, fp
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f000 fa34 	bl	8008450 <__lshift>
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4683      	mov	fp, r0
 8007fec:	f000 fa84 	bl	80084f8 <__mcmp>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	dcb8      	bgt.n	8007f66 <_dtoa_r+0xa46>
 8007ff4:	d102      	bne.n	8007ffc <_dtoa_r+0xadc>
 8007ff6:	f018 0f01 	tst.w	r8, #1
 8007ffa:	d1b4      	bne.n	8007f66 <_dtoa_r+0xa46>
 8007ffc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008000:	1e6a      	subs	r2, r5, #1
 8008002:	2b30      	cmp	r3, #48	; 0x30
 8008004:	f47f af0f 	bne.w	8007e26 <_dtoa_r+0x906>
 8008008:	4615      	mov	r5, r2
 800800a:	e7f7      	b.n	8007ffc <_dtoa_r+0xadc>
 800800c:	9b06      	ldr	r3, [sp, #24]
 800800e:	4293      	cmp	r3, r2
 8008010:	d105      	bne.n	800801e <_dtoa_r+0xafe>
 8008012:	2331      	movs	r3, #49	; 0x31
 8008014:	9a06      	ldr	r2, [sp, #24]
 8008016:	f10a 0a01 	add.w	sl, sl, #1
 800801a:	7013      	strb	r3, [r2, #0]
 800801c:	e703      	b.n	8007e26 <_dtoa_r+0x906>
 800801e:	4615      	mov	r5, r2
 8008020:	e7a1      	b.n	8007f66 <_dtoa_r+0xa46>
 8008022:	4b17      	ldr	r3, [pc, #92]	; (8008080 <_dtoa_r+0xb60>)
 8008024:	f7ff bae1 	b.w	80075ea <_dtoa_r+0xca>
 8008028:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800802a:	2b00      	cmp	r3, #0
 800802c:	f47f aabb 	bne.w	80075a6 <_dtoa_r+0x86>
 8008030:	4b14      	ldr	r3, [pc, #80]	; (8008084 <_dtoa_r+0xb64>)
 8008032:	f7ff bada 	b.w	80075ea <_dtoa_r+0xca>
 8008036:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008038:	2b01      	cmp	r3, #1
 800803a:	f77f ae3f 	ble.w	8007cbc <_dtoa_r+0x79c>
 800803e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008040:	9308      	str	r3, [sp, #32]
 8008042:	e653      	b.n	8007cec <_dtoa_r+0x7cc>
 8008044:	9b04      	ldr	r3, [sp, #16]
 8008046:	2b00      	cmp	r3, #0
 8008048:	dc03      	bgt.n	8008052 <_dtoa_r+0xb32>
 800804a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800804c:	2b02      	cmp	r3, #2
 800804e:	f73f aed5 	bgt.w	8007dfc <_dtoa_r+0x8dc>
 8008052:	9d06      	ldr	r5, [sp, #24]
 8008054:	4631      	mov	r1, r6
 8008056:	4658      	mov	r0, fp
 8008058:	f7ff f9d4 	bl	8007404 <quorem>
 800805c:	9b06      	ldr	r3, [sp, #24]
 800805e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008062:	f805 8b01 	strb.w	r8, [r5], #1
 8008066:	9a04      	ldr	r2, [sp, #16]
 8008068:	1aeb      	subs	r3, r5, r3
 800806a:	429a      	cmp	r2, r3
 800806c:	ddb5      	ble.n	8007fda <_dtoa_r+0xaba>
 800806e:	4659      	mov	r1, fp
 8008070:	2300      	movs	r3, #0
 8008072:	220a      	movs	r2, #10
 8008074:	4620      	mov	r0, r4
 8008076:	f000 f876 	bl	8008166 <__multadd>
 800807a:	4683      	mov	fp, r0
 800807c:	e7ea      	b.n	8008054 <_dtoa_r+0xb34>
 800807e:	bf00      	nop
 8008080:	08008d40 	.word	0x08008d40
 8008084:	08008d64 	.word	0x08008d64

08008088 <_localeconv_r>:
 8008088:	4b04      	ldr	r3, [pc, #16]	; (800809c <_localeconv_r+0x14>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	6a18      	ldr	r0, [r3, #32]
 800808e:	4b04      	ldr	r3, [pc, #16]	; (80080a0 <_localeconv_r+0x18>)
 8008090:	2800      	cmp	r0, #0
 8008092:	bf08      	it	eq
 8008094:	4618      	moveq	r0, r3
 8008096:	30f0      	adds	r0, #240	; 0xf0
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	20000010 	.word	0x20000010
 80080a0:	20000074 	.word	0x20000074

080080a4 <malloc>:
 80080a4:	4b02      	ldr	r3, [pc, #8]	; (80080b0 <malloc+0xc>)
 80080a6:	4601      	mov	r1, r0
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	f000 bb47 	b.w	800873c <_malloc_r>
 80080ae:	bf00      	nop
 80080b0:	20000010 	.word	0x20000010

080080b4 <memchr>:
 80080b4:	b510      	push	{r4, lr}
 80080b6:	b2c9      	uxtb	r1, r1
 80080b8:	4402      	add	r2, r0
 80080ba:	4290      	cmp	r0, r2
 80080bc:	4603      	mov	r3, r0
 80080be:	d101      	bne.n	80080c4 <memchr+0x10>
 80080c0:	2300      	movs	r3, #0
 80080c2:	e003      	b.n	80080cc <memchr+0x18>
 80080c4:	781c      	ldrb	r4, [r3, #0]
 80080c6:	3001      	adds	r0, #1
 80080c8:	428c      	cmp	r4, r1
 80080ca:	d1f6      	bne.n	80080ba <memchr+0x6>
 80080cc:	4618      	mov	r0, r3
 80080ce:	bd10      	pop	{r4, pc}

080080d0 <_Balloc>:
 80080d0:	b570      	push	{r4, r5, r6, lr}
 80080d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80080d4:	4604      	mov	r4, r0
 80080d6:	460e      	mov	r6, r1
 80080d8:	b93d      	cbnz	r5, 80080ea <_Balloc+0x1a>
 80080da:	2010      	movs	r0, #16
 80080dc:	f7ff ffe2 	bl	80080a4 <malloc>
 80080e0:	6260      	str	r0, [r4, #36]	; 0x24
 80080e2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80080e6:	6005      	str	r5, [r0, #0]
 80080e8:	60c5      	str	r5, [r0, #12]
 80080ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80080ec:	68eb      	ldr	r3, [r5, #12]
 80080ee:	b183      	cbz	r3, 8008112 <_Balloc+0x42>
 80080f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80080f8:	b9b8      	cbnz	r0, 800812a <_Balloc+0x5a>
 80080fa:	2101      	movs	r1, #1
 80080fc:	fa01 f506 	lsl.w	r5, r1, r6
 8008100:	1d6a      	adds	r2, r5, #5
 8008102:	0092      	lsls	r2, r2, #2
 8008104:	4620      	mov	r0, r4
 8008106:	f000 fabe 	bl	8008686 <_calloc_r>
 800810a:	b160      	cbz	r0, 8008126 <_Balloc+0x56>
 800810c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008110:	e00e      	b.n	8008130 <_Balloc+0x60>
 8008112:	2221      	movs	r2, #33	; 0x21
 8008114:	2104      	movs	r1, #4
 8008116:	4620      	mov	r0, r4
 8008118:	f000 fab5 	bl	8008686 <_calloc_r>
 800811c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800811e:	60e8      	str	r0, [r5, #12]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1e4      	bne.n	80080f0 <_Balloc+0x20>
 8008126:	2000      	movs	r0, #0
 8008128:	bd70      	pop	{r4, r5, r6, pc}
 800812a:	6802      	ldr	r2, [r0, #0]
 800812c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008130:	2300      	movs	r3, #0
 8008132:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008136:	e7f7      	b.n	8008128 <_Balloc+0x58>

08008138 <_Bfree>:
 8008138:	b570      	push	{r4, r5, r6, lr}
 800813a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800813c:	4606      	mov	r6, r0
 800813e:	460d      	mov	r5, r1
 8008140:	b93c      	cbnz	r4, 8008152 <_Bfree+0x1a>
 8008142:	2010      	movs	r0, #16
 8008144:	f7ff ffae 	bl	80080a4 <malloc>
 8008148:	6270      	str	r0, [r6, #36]	; 0x24
 800814a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800814e:	6004      	str	r4, [r0, #0]
 8008150:	60c4      	str	r4, [r0, #12]
 8008152:	b13d      	cbz	r5, 8008164 <_Bfree+0x2c>
 8008154:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008156:	686a      	ldr	r2, [r5, #4]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800815e:	6029      	str	r1, [r5, #0]
 8008160:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008164:	bd70      	pop	{r4, r5, r6, pc}

08008166 <__multadd>:
 8008166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800816a:	461f      	mov	r7, r3
 800816c:	4606      	mov	r6, r0
 800816e:	460c      	mov	r4, r1
 8008170:	2300      	movs	r3, #0
 8008172:	690d      	ldr	r5, [r1, #16]
 8008174:	f101 0c14 	add.w	ip, r1, #20
 8008178:	f8dc 0000 	ldr.w	r0, [ip]
 800817c:	3301      	adds	r3, #1
 800817e:	b281      	uxth	r1, r0
 8008180:	fb02 7101 	mla	r1, r2, r1, r7
 8008184:	0c00      	lsrs	r0, r0, #16
 8008186:	0c0f      	lsrs	r7, r1, #16
 8008188:	fb02 7000 	mla	r0, r2, r0, r7
 800818c:	b289      	uxth	r1, r1
 800818e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008192:	429d      	cmp	r5, r3
 8008194:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008198:	f84c 1b04 	str.w	r1, [ip], #4
 800819c:	dcec      	bgt.n	8008178 <__multadd+0x12>
 800819e:	b1d7      	cbz	r7, 80081d6 <__multadd+0x70>
 80081a0:	68a3      	ldr	r3, [r4, #8]
 80081a2:	42ab      	cmp	r3, r5
 80081a4:	dc12      	bgt.n	80081cc <__multadd+0x66>
 80081a6:	6861      	ldr	r1, [r4, #4]
 80081a8:	4630      	mov	r0, r6
 80081aa:	3101      	adds	r1, #1
 80081ac:	f7ff ff90 	bl	80080d0 <_Balloc>
 80081b0:	4680      	mov	r8, r0
 80081b2:	6922      	ldr	r2, [r4, #16]
 80081b4:	f104 010c 	add.w	r1, r4, #12
 80081b8:	3202      	adds	r2, #2
 80081ba:	0092      	lsls	r2, r2, #2
 80081bc:	300c      	adds	r0, #12
 80081be:	f7fe fc9f 	bl	8006b00 <memcpy>
 80081c2:	4621      	mov	r1, r4
 80081c4:	4630      	mov	r0, r6
 80081c6:	f7ff ffb7 	bl	8008138 <_Bfree>
 80081ca:	4644      	mov	r4, r8
 80081cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081d0:	3501      	adds	r5, #1
 80081d2:	615f      	str	r7, [r3, #20]
 80081d4:	6125      	str	r5, [r4, #16]
 80081d6:	4620      	mov	r0, r4
 80081d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080081dc <__hi0bits>:
 80081dc:	0c02      	lsrs	r2, r0, #16
 80081de:	0412      	lsls	r2, r2, #16
 80081e0:	4603      	mov	r3, r0
 80081e2:	b9b2      	cbnz	r2, 8008212 <__hi0bits+0x36>
 80081e4:	0403      	lsls	r3, r0, #16
 80081e6:	2010      	movs	r0, #16
 80081e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80081ec:	bf04      	itt	eq
 80081ee:	021b      	lsleq	r3, r3, #8
 80081f0:	3008      	addeq	r0, #8
 80081f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80081f6:	bf04      	itt	eq
 80081f8:	011b      	lsleq	r3, r3, #4
 80081fa:	3004      	addeq	r0, #4
 80081fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008200:	bf04      	itt	eq
 8008202:	009b      	lsleq	r3, r3, #2
 8008204:	3002      	addeq	r0, #2
 8008206:	2b00      	cmp	r3, #0
 8008208:	db06      	blt.n	8008218 <__hi0bits+0x3c>
 800820a:	005b      	lsls	r3, r3, #1
 800820c:	d503      	bpl.n	8008216 <__hi0bits+0x3a>
 800820e:	3001      	adds	r0, #1
 8008210:	4770      	bx	lr
 8008212:	2000      	movs	r0, #0
 8008214:	e7e8      	b.n	80081e8 <__hi0bits+0xc>
 8008216:	2020      	movs	r0, #32
 8008218:	4770      	bx	lr

0800821a <__lo0bits>:
 800821a:	6803      	ldr	r3, [r0, #0]
 800821c:	4601      	mov	r1, r0
 800821e:	f013 0207 	ands.w	r2, r3, #7
 8008222:	d00b      	beq.n	800823c <__lo0bits+0x22>
 8008224:	07da      	lsls	r2, r3, #31
 8008226:	d423      	bmi.n	8008270 <__lo0bits+0x56>
 8008228:	0798      	lsls	r0, r3, #30
 800822a:	bf49      	itett	mi
 800822c:	085b      	lsrmi	r3, r3, #1
 800822e:	089b      	lsrpl	r3, r3, #2
 8008230:	2001      	movmi	r0, #1
 8008232:	600b      	strmi	r3, [r1, #0]
 8008234:	bf5c      	itt	pl
 8008236:	600b      	strpl	r3, [r1, #0]
 8008238:	2002      	movpl	r0, #2
 800823a:	4770      	bx	lr
 800823c:	b298      	uxth	r0, r3
 800823e:	b9a8      	cbnz	r0, 800826c <__lo0bits+0x52>
 8008240:	2010      	movs	r0, #16
 8008242:	0c1b      	lsrs	r3, r3, #16
 8008244:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008248:	bf04      	itt	eq
 800824a:	0a1b      	lsreq	r3, r3, #8
 800824c:	3008      	addeq	r0, #8
 800824e:	071a      	lsls	r2, r3, #28
 8008250:	bf04      	itt	eq
 8008252:	091b      	lsreq	r3, r3, #4
 8008254:	3004      	addeq	r0, #4
 8008256:	079a      	lsls	r2, r3, #30
 8008258:	bf04      	itt	eq
 800825a:	089b      	lsreq	r3, r3, #2
 800825c:	3002      	addeq	r0, #2
 800825e:	07da      	lsls	r2, r3, #31
 8008260:	d402      	bmi.n	8008268 <__lo0bits+0x4e>
 8008262:	085b      	lsrs	r3, r3, #1
 8008264:	d006      	beq.n	8008274 <__lo0bits+0x5a>
 8008266:	3001      	adds	r0, #1
 8008268:	600b      	str	r3, [r1, #0]
 800826a:	4770      	bx	lr
 800826c:	4610      	mov	r0, r2
 800826e:	e7e9      	b.n	8008244 <__lo0bits+0x2a>
 8008270:	2000      	movs	r0, #0
 8008272:	4770      	bx	lr
 8008274:	2020      	movs	r0, #32
 8008276:	4770      	bx	lr

08008278 <__i2b>:
 8008278:	b510      	push	{r4, lr}
 800827a:	460c      	mov	r4, r1
 800827c:	2101      	movs	r1, #1
 800827e:	f7ff ff27 	bl	80080d0 <_Balloc>
 8008282:	2201      	movs	r2, #1
 8008284:	6144      	str	r4, [r0, #20]
 8008286:	6102      	str	r2, [r0, #16]
 8008288:	bd10      	pop	{r4, pc}

0800828a <__multiply>:
 800828a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828e:	4614      	mov	r4, r2
 8008290:	690a      	ldr	r2, [r1, #16]
 8008292:	6923      	ldr	r3, [r4, #16]
 8008294:	4688      	mov	r8, r1
 8008296:	429a      	cmp	r2, r3
 8008298:	bfbe      	ittt	lt
 800829a:	460b      	movlt	r3, r1
 800829c:	46a0      	movlt	r8, r4
 800829e:	461c      	movlt	r4, r3
 80082a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80082a4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80082a8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80082ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80082b0:	eb07 0609 	add.w	r6, r7, r9
 80082b4:	42b3      	cmp	r3, r6
 80082b6:	bfb8      	it	lt
 80082b8:	3101      	addlt	r1, #1
 80082ba:	f7ff ff09 	bl	80080d0 <_Balloc>
 80082be:	f100 0514 	add.w	r5, r0, #20
 80082c2:	462b      	mov	r3, r5
 80082c4:	2200      	movs	r2, #0
 80082c6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80082ca:	4573      	cmp	r3, lr
 80082cc:	d316      	bcc.n	80082fc <__multiply+0x72>
 80082ce:	f104 0214 	add.w	r2, r4, #20
 80082d2:	f108 0114 	add.w	r1, r8, #20
 80082d6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80082da:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	9b00      	ldr	r3, [sp, #0]
 80082e2:	9201      	str	r2, [sp, #4]
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d80c      	bhi.n	8008302 <__multiply+0x78>
 80082e8:	2e00      	cmp	r6, #0
 80082ea:	dd03      	ble.n	80082f4 <__multiply+0x6a>
 80082ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d05d      	beq.n	80083b0 <__multiply+0x126>
 80082f4:	6106      	str	r6, [r0, #16]
 80082f6:	b003      	add	sp, #12
 80082f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082fc:	f843 2b04 	str.w	r2, [r3], #4
 8008300:	e7e3      	b.n	80082ca <__multiply+0x40>
 8008302:	f8b2 b000 	ldrh.w	fp, [r2]
 8008306:	f1bb 0f00 	cmp.w	fp, #0
 800830a:	d023      	beq.n	8008354 <__multiply+0xca>
 800830c:	4689      	mov	r9, r1
 800830e:	46ac      	mov	ip, r5
 8008310:	f04f 0800 	mov.w	r8, #0
 8008314:	f859 4b04 	ldr.w	r4, [r9], #4
 8008318:	f8dc a000 	ldr.w	sl, [ip]
 800831c:	b2a3      	uxth	r3, r4
 800831e:	fa1f fa8a 	uxth.w	sl, sl
 8008322:	fb0b a303 	mla	r3, fp, r3, sl
 8008326:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800832a:	f8dc 4000 	ldr.w	r4, [ip]
 800832e:	4443      	add	r3, r8
 8008330:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008334:	fb0b 840a 	mla	r4, fp, sl, r8
 8008338:	46e2      	mov	sl, ip
 800833a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800833e:	b29b      	uxth	r3, r3
 8008340:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008344:	454f      	cmp	r7, r9
 8008346:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800834a:	f84a 3b04 	str.w	r3, [sl], #4
 800834e:	d82b      	bhi.n	80083a8 <__multiply+0x11e>
 8008350:	f8cc 8004 	str.w	r8, [ip, #4]
 8008354:	9b01      	ldr	r3, [sp, #4]
 8008356:	3204      	adds	r2, #4
 8008358:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800835c:	f1ba 0f00 	cmp.w	sl, #0
 8008360:	d020      	beq.n	80083a4 <__multiply+0x11a>
 8008362:	4689      	mov	r9, r1
 8008364:	46a8      	mov	r8, r5
 8008366:	f04f 0b00 	mov.w	fp, #0
 800836a:	682b      	ldr	r3, [r5, #0]
 800836c:	f8b9 c000 	ldrh.w	ip, [r9]
 8008370:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008374:	b29b      	uxth	r3, r3
 8008376:	fb0a 440c 	mla	r4, sl, ip, r4
 800837a:	46c4      	mov	ip, r8
 800837c:	445c      	add	r4, fp
 800837e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008382:	f84c 3b04 	str.w	r3, [ip], #4
 8008386:	f859 3b04 	ldr.w	r3, [r9], #4
 800838a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800838e:	0c1b      	lsrs	r3, r3, #16
 8008390:	fb0a b303 	mla	r3, sl, r3, fp
 8008394:	454f      	cmp	r7, r9
 8008396:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800839a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800839e:	d805      	bhi.n	80083ac <__multiply+0x122>
 80083a0:	f8c8 3004 	str.w	r3, [r8, #4]
 80083a4:	3504      	adds	r5, #4
 80083a6:	e79b      	b.n	80082e0 <__multiply+0x56>
 80083a8:	46d4      	mov	ip, sl
 80083aa:	e7b3      	b.n	8008314 <__multiply+0x8a>
 80083ac:	46e0      	mov	r8, ip
 80083ae:	e7dd      	b.n	800836c <__multiply+0xe2>
 80083b0:	3e01      	subs	r6, #1
 80083b2:	e799      	b.n	80082e8 <__multiply+0x5e>

080083b4 <__pow5mult>:
 80083b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083b8:	4615      	mov	r5, r2
 80083ba:	f012 0203 	ands.w	r2, r2, #3
 80083be:	4606      	mov	r6, r0
 80083c0:	460f      	mov	r7, r1
 80083c2:	d007      	beq.n	80083d4 <__pow5mult+0x20>
 80083c4:	4c21      	ldr	r4, [pc, #132]	; (800844c <__pow5mult+0x98>)
 80083c6:	3a01      	subs	r2, #1
 80083c8:	2300      	movs	r3, #0
 80083ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083ce:	f7ff feca 	bl	8008166 <__multadd>
 80083d2:	4607      	mov	r7, r0
 80083d4:	10ad      	asrs	r5, r5, #2
 80083d6:	d035      	beq.n	8008444 <__pow5mult+0x90>
 80083d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80083da:	b93c      	cbnz	r4, 80083ec <__pow5mult+0x38>
 80083dc:	2010      	movs	r0, #16
 80083de:	f7ff fe61 	bl	80080a4 <malloc>
 80083e2:	6270      	str	r0, [r6, #36]	; 0x24
 80083e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083e8:	6004      	str	r4, [r0, #0]
 80083ea:	60c4      	str	r4, [r0, #12]
 80083ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80083f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083f4:	b94c      	cbnz	r4, 800840a <__pow5mult+0x56>
 80083f6:	f240 2171 	movw	r1, #625	; 0x271
 80083fa:	4630      	mov	r0, r6
 80083fc:	f7ff ff3c 	bl	8008278 <__i2b>
 8008400:	2300      	movs	r3, #0
 8008402:	4604      	mov	r4, r0
 8008404:	f8c8 0008 	str.w	r0, [r8, #8]
 8008408:	6003      	str	r3, [r0, #0]
 800840a:	f04f 0800 	mov.w	r8, #0
 800840e:	07eb      	lsls	r3, r5, #31
 8008410:	d50a      	bpl.n	8008428 <__pow5mult+0x74>
 8008412:	4639      	mov	r1, r7
 8008414:	4622      	mov	r2, r4
 8008416:	4630      	mov	r0, r6
 8008418:	f7ff ff37 	bl	800828a <__multiply>
 800841c:	4681      	mov	r9, r0
 800841e:	4639      	mov	r1, r7
 8008420:	4630      	mov	r0, r6
 8008422:	f7ff fe89 	bl	8008138 <_Bfree>
 8008426:	464f      	mov	r7, r9
 8008428:	106d      	asrs	r5, r5, #1
 800842a:	d00b      	beq.n	8008444 <__pow5mult+0x90>
 800842c:	6820      	ldr	r0, [r4, #0]
 800842e:	b938      	cbnz	r0, 8008440 <__pow5mult+0x8c>
 8008430:	4622      	mov	r2, r4
 8008432:	4621      	mov	r1, r4
 8008434:	4630      	mov	r0, r6
 8008436:	f7ff ff28 	bl	800828a <__multiply>
 800843a:	6020      	str	r0, [r4, #0]
 800843c:	f8c0 8000 	str.w	r8, [r0]
 8008440:	4604      	mov	r4, r0
 8008442:	e7e4      	b.n	800840e <__pow5mult+0x5a>
 8008444:	4638      	mov	r0, r7
 8008446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800844a:	bf00      	nop
 800844c:	08008e68 	.word	0x08008e68

08008450 <__lshift>:
 8008450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008454:	460c      	mov	r4, r1
 8008456:	4607      	mov	r7, r0
 8008458:	4616      	mov	r6, r2
 800845a:	6923      	ldr	r3, [r4, #16]
 800845c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008460:	eb0a 0903 	add.w	r9, sl, r3
 8008464:	6849      	ldr	r1, [r1, #4]
 8008466:	68a3      	ldr	r3, [r4, #8]
 8008468:	f109 0501 	add.w	r5, r9, #1
 800846c:	42ab      	cmp	r3, r5
 800846e:	db32      	blt.n	80084d6 <__lshift+0x86>
 8008470:	4638      	mov	r0, r7
 8008472:	f7ff fe2d 	bl	80080d0 <_Balloc>
 8008476:	2300      	movs	r3, #0
 8008478:	4680      	mov	r8, r0
 800847a:	461a      	mov	r2, r3
 800847c:	f100 0114 	add.w	r1, r0, #20
 8008480:	4553      	cmp	r3, sl
 8008482:	db2b      	blt.n	80084dc <__lshift+0x8c>
 8008484:	6920      	ldr	r0, [r4, #16]
 8008486:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800848a:	f104 0314 	add.w	r3, r4, #20
 800848e:	f016 021f 	ands.w	r2, r6, #31
 8008492:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008496:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800849a:	d025      	beq.n	80084e8 <__lshift+0x98>
 800849c:	2000      	movs	r0, #0
 800849e:	f1c2 0e20 	rsb	lr, r2, #32
 80084a2:	468a      	mov	sl, r1
 80084a4:	681e      	ldr	r6, [r3, #0]
 80084a6:	4096      	lsls	r6, r2
 80084a8:	4330      	orrs	r0, r6
 80084aa:	f84a 0b04 	str.w	r0, [sl], #4
 80084ae:	f853 0b04 	ldr.w	r0, [r3], #4
 80084b2:	459c      	cmp	ip, r3
 80084b4:	fa20 f00e 	lsr.w	r0, r0, lr
 80084b8:	d814      	bhi.n	80084e4 <__lshift+0x94>
 80084ba:	6048      	str	r0, [r1, #4]
 80084bc:	b108      	cbz	r0, 80084c2 <__lshift+0x72>
 80084be:	f109 0502 	add.w	r5, r9, #2
 80084c2:	3d01      	subs	r5, #1
 80084c4:	4638      	mov	r0, r7
 80084c6:	f8c8 5010 	str.w	r5, [r8, #16]
 80084ca:	4621      	mov	r1, r4
 80084cc:	f7ff fe34 	bl	8008138 <_Bfree>
 80084d0:	4640      	mov	r0, r8
 80084d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084d6:	3101      	adds	r1, #1
 80084d8:	005b      	lsls	r3, r3, #1
 80084da:	e7c7      	b.n	800846c <__lshift+0x1c>
 80084dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80084e0:	3301      	adds	r3, #1
 80084e2:	e7cd      	b.n	8008480 <__lshift+0x30>
 80084e4:	4651      	mov	r1, sl
 80084e6:	e7dc      	b.n	80084a2 <__lshift+0x52>
 80084e8:	3904      	subs	r1, #4
 80084ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ee:	459c      	cmp	ip, r3
 80084f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80084f4:	d8f9      	bhi.n	80084ea <__lshift+0x9a>
 80084f6:	e7e4      	b.n	80084c2 <__lshift+0x72>

080084f8 <__mcmp>:
 80084f8:	6903      	ldr	r3, [r0, #16]
 80084fa:	690a      	ldr	r2, [r1, #16]
 80084fc:	b530      	push	{r4, r5, lr}
 80084fe:	1a9b      	subs	r3, r3, r2
 8008500:	d10c      	bne.n	800851c <__mcmp+0x24>
 8008502:	0092      	lsls	r2, r2, #2
 8008504:	3014      	adds	r0, #20
 8008506:	3114      	adds	r1, #20
 8008508:	1884      	adds	r4, r0, r2
 800850a:	4411      	add	r1, r2
 800850c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008510:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008514:	4295      	cmp	r5, r2
 8008516:	d003      	beq.n	8008520 <__mcmp+0x28>
 8008518:	d305      	bcc.n	8008526 <__mcmp+0x2e>
 800851a:	2301      	movs	r3, #1
 800851c:	4618      	mov	r0, r3
 800851e:	bd30      	pop	{r4, r5, pc}
 8008520:	42a0      	cmp	r0, r4
 8008522:	d3f3      	bcc.n	800850c <__mcmp+0x14>
 8008524:	e7fa      	b.n	800851c <__mcmp+0x24>
 8008526:	f04f 33ff 	mov.w	r3, #4294967295
 800852a:	e7f7      	b.n	800851c <__mcmp+0x24>

0800852c <__mdiff>:
 800852c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008530:	460d      	mov	r5, r1
 8008532:	4607      	mov	r7, r0
 8008534:	4611      	mov	r1, r2
 8008536:	4628      	mov	r0, r5
 8008538:	4614      	mov	r4, r2
 800853a:	f7ff ffdd 	bl	80084f8 <__mcmp>
 800853e:	1e06      	subs	r6, r0, #0
 8008540:	d108      	bne.n	8008554 <__mdiff+0x28>
 8008542:	4631      	mov	r1, r6
 8008544:	4638      	mov	r0, r7
 8008546:	f7ff fdc3 	bl	80080d0 <_Balloc>
 800854a:	2301      	movs	r3, #1
 800854c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008554:	bfa4      	itt	ge
 8008556:	4623      	movge	r3, r4
 8008558:	462c      	movge	r4, r5
 800855a:	4638      	mov	r0, r7
 800855c:	6861      	ldr	r1, [r4, #4]
 800855e:	bfa6      	itte	ge
 8008560:	461d      	movge	r5, r3
 8008562:	2600      	movge	r6, #0
 8008564:	2601      	movlt	r6, #1
 8008566:	f7ff fdb3 	bl	80080d0 <_Balloc>
 800856a:	f04f 0e00 	mov.w	lr, #0
 800856e:	60c6      	str	r6, [r0, #12]
 8008570:	692b      	ldr	r3, [r5, #16]
 8008572:	6926      	ldr	r6, [r4, #16]
 8008574:	f104 0214 	add.w	r2, r4, #20
 8008578:	f105 0914 	add.w	r9, r5, #20
 800857c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008580:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008584:	f100 0114 	add.w	r1, r0, #20
 8008588:	f852 ab04 	ldr.w	sl, [r2], #4
 800858c:	f859 5b04 	ldr.w	r5, [r9], #4
 8008590:	fa1f f38a 	uxth.w	r3, sl
 8008594:	4473      	add	r3, lr
 8008596:	b2ac      	uxth	r4, r5
 8008598:	1b1b      	subs	r3, r3, r4
 800859a:	0c2c      	lsrs	r4, r5, #16
 800859c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80085a0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80085aa:	45c8      	cmp	r8, r9
 80085ac:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80085b0:	4694      	mov	ip, r2
 80085b2:	f841 4b04 	str.w	r4, [r1], #4
 80085b6:	d8e7      	bhi.n	8008588 <__mdiff+0x5c>
 80085b8:	45bc      	cmp	ip, r7
 80085ba:	d304      	bcc.n	80085c6 <__mdiff+0x9a>
 80085bc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80085c0:	b183      	cbz	r3, 80085e4 <__mdiff+0xb8>
 80085c2:	6106      	str	r6, [r0, #16]
 80085c4:	e7c4      	b.n	8008550 <__mdiff+0x24>
 80085c6:	f85c 4b04 	ldr.w	r4, [ip], #4
 80085ca:	b2a2      	uxth	r2, r4
 80085cc:	4472      	add	r2, lr
 80085ce:	1413      	asrs	r3, r2, #16
 80085d0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80085d4:	b292      	uxth	r2, r2
 80085d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80085da:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80085de:	f841 2b04 	str.w	r2, [r1], #4
 80085e2:	e7e9      	b.n	80085b8 <__mdiff+0x8c>
 80085e4:	3e01      	subs	r6, #1
 80085e6:	e7e9      	b.n	80085bc <__mdiff+0x90>

080085e8 <__d2b>:
 80085e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80085ec:	461c      	mov	r4, r3
 80085ee:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80085f2:	2101      	movs	r1, #1
 80085f4:	4690      	mov	r8, r2
 80085f6:	f7ff fd6b 	bl	80080d0 <_Balloc>
 80085fa:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80085fe:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008602:	4607      	mov	r7, r0
 8008604:	bb34      	cbnz	r4, 8008654 <__d2b+0x6c>
 8008606:	9201      	str	r2, [sp, #4]
 8008608:	f1b8 0200 	subs.w	r2, r8, #0
 800860c:	d027      	beq.n	800865e <__d2b+0x76>
 800860e:	a802      	add	r0, sp, #8
 8008610:	f840 2d08 	str.w	r2, [r0, #-8]!
 8008614:	f7ff fe01 	bl	800821a <__lo0bits>
 8008618:	9900      	ldr	r1, [sp, #0]
 800861a:	b1f0      	cbz	r0, 800865a <__d2b+0x72>
 800861c:	9a01      	ldr	r2, [sp, #4]
 800861e:	f1c0 0320 	rsb	r3, r0, #32
 8008622:	fa02 f303 	lsl.w	r3, r2, r3
 8008626:	430b      	orrs	r3, r1
 8008628:	40c2      	lsrs	r2, r0
 800862a:	617b      	str	r3, [r7, #20]
 800862c:	9201      	str	r2, [sp, #4]
 800862e:	9b01      	ldr	r3, [sp, #4]
 8008630:	2b00      	cmp	r3, #0
 8008632:	bf14      	ite	ne
 8008634:	2102      	movne	r1, #2
 8008636:	2101      	moveq	r1, #1
 8008638:	61bb      	str	r3, [r7, #24]
 800863a:	6139      	str	r1, [r7, #16]
 800863c:	b1c4      	cbz	r4, 8008670 <__d2b+0x88>
 800863e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008642:	4404      	add	r4, r0
 8008644:	6034      	str	r4, [r6, #0]
 8008646:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800864a:	6028      	str	r0, [r5, #0]
 800864c:	4638      	mov	r0, r7
 800864e:	b002      	add	sp, #8
 8008650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008654:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008658:	e7d5      	b.n	8008606 <__d2b+0x1e>
 800865a:	6179      	str	r1, [r7, #20]
 800865c:	e7e7      	b.n	800862e <__d2b+0x46>
 800865e:	a801      	add	r0, sp, #4
 8008660:	f7ff fddb 	bl	800821a <__lo0bits>
 8008664:	2101      	movs	r1, #1
 8008666:	9b01      	ldr	r3, [sp, #4]
 8008668:	6139      	str	r1, [r7, #16]
 800866a:	617b      	str	r3, [r7, #20]
 800866c:	3020      	adds	r0, #32
 800866e:	e7e5      	b.n	800863c <__d2b+0x54>
 8008670:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008674:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008678:	6030      	str	r0, [r6, #0]
 800867a:	6918      	ldr	r0, [r3, #16]
 800867c:	f7ff fdae 	bl	80081dc <__hi0bits>
 8008680:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008684:	e7e1      	b.n	800864a <__d2b+0x62>

08008686 <_calloc_r>:
 8008686:	b538      	push	{r3, r4, r5, lr}
 8008688:	fb02 f401 	mul.w	r4, r2, r1
 800868c:	4621      	mov	r1, r4
 800868e:	f000 f855 	bl	800873c <_malloc_r>
 8008692:	4605      	mov	r5, r0
 8008694:	b118      	cbz	r0, 800869e <_calloc_r+0x18>
 8008696:	4622      	mov	r2, r4
 8008698:	2100      	movs	r1, #0
 800869a:	f7fe fa3c 	bl	8006b16 <memset>
 800869e:	4628      	mov	r0, r5
 80086a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080086a4 <_free_r>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4605      	mov	r5, r0
 80086a8:	2900      	cmp	r1, #0
 80086aa:	d043      	beq.n	8008734 <_free_r+0x90>
 80086ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086b0:	1f0c      	subs	r4, r1, #4
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	bfb8      	it	lt
 80086b6:	18e4      	addlt	r4, r4, r3
 80086b8:	f000 fa27 	bl	8008b0a <__malloc_lock>
 80086bc:	4a1e      	ldr	r2, [pc, #120]	; (8008738 <_free_r+0x94>)
 80086be:	6813      	ldr	r3, [r2, #0]
 80086c0:	4610      	mov	r0, r2
 80086c2:	b933      	cbnz	r3, 80086d2 <_free_r+0x2e>
 80086c4:	6063      	str	r3, [r4, #4]
 80086c6:	6014      	str	r4, [r2, #0]
 80086c8:	4628      	mov	r0, r5
 80086ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086ce:	f000 ba1d 	b.w	8008b0c <__malloc_unlock>
 80086d2:	42a3      	cmp	r3, r4
 80086d4:	d90b      	bls.n	80086ee <_free_r+0x4a>
 80086d6:	6821      	ldr	r1, [r4, #0]
 80086d8:	1862      	adds	r2, r4, r1
 80086da:	4293      	cmp	r3, r2
 80086dc:	bf01      	itttt	eq
 80086de:	681a      	ldreq	r2, [r3, #0]
 80086e0:	685b      	ldreq	r3, [r3, #4]
 80086e2:	1852      	addeq	r2, r2, r1
 80086e4:	6022      	streq	r2, [r4, #0]
 80086e6:	6063      	str	r3, [r4, #4]
 80086e8:	6004      	str	r4, [r0, #0]
 80086ea:	e7ed      	b.n	80086c8 <_free_r+0x24>
 80086ec:	4613      	mov	r3, r2
 80086ee:	685a      	ldr	r2, [r3, #4]
 80086f0:	b10a      	cbz	r2, 80086f6 <_free_r+0x52>
 80086f2:	42a2      	cmp	r2, r4
 80086f4:	d9fa      	bls.n	80086ec <_free_r+0x48>
 80086f6:	6819      	ldr	r1, [r3, #0]
 80086f8:	1858      	adds	r0, r3, r1
 80086fa:	42a0      	cmp	r0, r4
 80086fc:	d10b      	bne.n	8008716 <_free_r+0x72>
 80086fe:	6820      	ldr	r0, [r4, #0]
 8008700:	4401      	add	r1, r0
 8008702:	1858      	adds	r0, r3, r1
 8008704:	4282      	cmp	r2, r0
 8008706:	6019      	str	r1, [r3, #0]
 8008708:	d1de      	bne.n	80086c8 <_free_r+0x24>
 800870a:	6810      	ldr	r0, [r2, #0]
 800870c:	6852      	ldr	r2, [r2, #4]
 800870e:	4401      	add	r1, r0
 8008710:	6019      	str	r1, [r3, #0]
 8008712:	605a      	str	r2, [r3, #4]
 8008714:	e7d8      	b.n	80086c8 <_free_r+0x24>
 8008716:	d902      	bls.n	800871e <_free_r+0x7a>
 8008718:	230c      	movs	r3, #12
 800871a:	602b      	str	r3, [r5, #0]
 800871c:	e7d4      	b.n	80086c8 <_free_r+0x24>
 800871e:	6820      	ldr	r0, [r4, #0]
 8008720:	1821      	adds	r1, r4, r0
 8008722:	428a      	cmp	r2, r1
 8008724:	bf01      	itttt	eq
 8008726:	6811      	ldreq	r1, [r2, #0]
 8008728:	6852      	ldreq	r2, [r2, #4]
 800872a:	1809      	addeq	r1, r1, r0
 800872c:	6021      	streq	r1, [r4, #0]
 800872e:	6062      	str	r2, [r4, #4]
 8008730:	605c      	str	r4, [r3, #4]
 8008732:	e7c9      	b.n	80086c8 <_free_r+0x24>
 8008734:	bd38      	pop	{r3, r4, r5, pc}
 8008736:	bf00      	nop
 8008738:	20001d10 	.word	0x20001d10

0800873c <_malloc_r>:
 800873c:	b570      	push	{r4, r5, r6, lr}
 800873e:	1ccd      	adds	r5, r1, #3
 8008740:	f025 0503 	bic.w	r5, r5, #3
 8008744:	3508      	adds	r5, #8
 8008746:	2d0c      	cmp	r5, #12
 8008748:	bf38      	it	cc
 800874a:	250c      	movcc	r5, #12
 800874c:	2d00      	cmp	r5, #0
 800874e:	4606      	mov	r6, r0
 8008750:	db01      	blt.n	8008756 <_malloc_r+0x1a>
 8008752:	42a9      	cmp	r1, r5
 8008754:	d903      	bls.n	800875e <_malloc_r+0x22>
 8008756:	230c      	movs	r3, #12
 8008758:	6033      	str	r3, [r6, #0]
 800875a:	2000      	movs	r0, #0
 800875c:	bd70      	pop	{r4, r5, r6, pc}
 800875e:	f000 f9d4 	bl	8008b0a <__malloc_lock>
 8008762:	4a21      	ldr	r2, [pc, #132]	; (80087e8 <_malloc_r+0xac>)
 8008764:	6814      	ldr	r4, [r2, #0]
 8008766:	4621      	mov	r1, r4
 8008768:	b991      	cbnz	r1, 8008790 <_malloc_r+0x54>
 800876a:	4c20      	ldr	r4, [pc, #128]	; (80087ec <_malloc_r+0xb0>)
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	b91b      	cbnz	r3, 8008778 <_malloc_r+0x3c>
 8008770:	4630      	mov	r0, r6
 8008772:	f000 f98f 	bl	8008a94 <_sbrk_r>
 8008776:	6020      	str	r0, [r4, #0]
 8008778:	4629      	mov	r1, r5
 800877a:	4630      	mov	r0, r6
 800877c:	f000 f98a 	bl	8008a94 <_sbrk_r>
 8008780:	1c43      	adds	r3, r0, #1
 8008782:	d124      	bne.n	80087ce <_malloc_r+0x92>
 8008784:	230c      	movs	r3, #12
 8008786:	4630      	mov	r0, r6
 8008788:	6033      	str	r3, [r6, #0]
 800878a:	f000 f9bf 	bl	8008b0c <__malloc_unlock>
 800878e:	e7e4      	b.n	800875a <_malloc_r+0x1e>
 8008790:	680b      	ldr	r3, [r1, #0]
 8008792:	1b5b      	subs	r3, r3, r5
 8008794:	d418      	bmi.n	80087c8 <_malloc_r+0x8c>
 8008796:	2b0b      	cmp	r3, #11
 8008798:	d90f      	bls.n	80087ba <_malloc_r+0x7e>
 800879a:	600b      	str	r3, [r1, #0]
 800879c:	18cc      	adds	r4, r1, r3
 800879e:	50cd      	str	r5, [r1, r3]
 80087a0:	4630      	mov	r0, r6
 80087a2:	f000 f9b3 	bl	8008b0c <__malloc_unlock>
 80087a6:	f104 000b 	add.w	r0, r4, #11
 80087aa:	1d23      	adds	r3, r4, #4
 80087ac:	f020 0007 	bic.w	r0, r0, #7
 80087b0:	1ac3      	subs	r3, r0, r3
 80087b2:	d0d3      	beq.n	800875c <_malloc_r+0x20>
 80087b4:	425a      	negs	r2, r3
 80087b6:	50e2      	str	r2, [r4, r3]
 80087b8:	e7d0      	b.n	800875c <_malloc_r+0x20>
 80087ba:	684b      	ldr	r3, [r1, #4]
 80087bc:	428c      	cmp	r4, r1
 80087be:	bf16      	itet	ne
 80087c0:	6063      	strne	r3, [r4, #4]
 80087c2:	6013      	streq	r3, [r2, #0]
 80087c4:	460c      	movne	r4, r1
 80087c6:	e7eb      	b.n	80087a0 <_malloc_r+0x64>
 80087c8:	460c      	mov	r4, r1
 80087ca:	6849      	ldr	r1, [r1, #4]
 80087cc:	e7cc      	b.n	8008768 <_malloc_r+0x2c>
 80087ce:	1cc4      	adds	r4, r0, #3
 80087d0:	f024 0403 	bic.w	r4, r4, #3
 80087d4:	42a0      	cmp	r0, r4
 80087d6:	d005      	beq.n	80087e4 <_malloc_r+0xa8>
 80087d8:	1a21      	subs	r1, r4, r0
 80087da:	4630      	mov	r0, r6
 80087dc:	f000 f95a 	bl	8008a94 <_sbrk_r>
 80087e0:	3001      	adds	r0, #1
 80087e2:	d0cf      	beq.n	8008784 <_malloc_r+0x48>
 80087e4:	6025      	str	r5, [r4, #0]
 80087e6:	e7db      	b.n	80087a0 <_malloc_r+0x64>
 80087e8:	20001d10 	.word	0x20001d10
 80087ec:	20001d14 	.word	0x20001d14

080087f0 <__ssputs_r>:
 80087f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f4:	688e      	ldr	r6, [r1, #8]
 80087f6:	4682      	mov	sl, r0
 80087f8:	429e      	cmp	r6, r3
 80087fa:	460c      	mov	r4, r1
 80087fc:	4690      	mov	r8, r2
 80087fe:	4699      	mov	r9, r3
 8008800:	d837      	bhi.n	8008872 <__ssputs_r+0x82>
 8008802:	898a      	ldrh	r2, [r1, #12]
 8008804:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008808:	d031      	beq.n	800886e <__ssputs_r+0x7e>
 800880a:	2302      	movs	r3, #2
 800880c:	6825      	ldr	r5, [r4, #0]
 800880e:	6909      	ldr	r1, [r1, #16]
 8008810:	1a6f      	subs	r7, r5, r1
 8008812:	6965      	ldr	r5, [r4, #20]
 8008814:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008818:	fb95 f5f3 	sdiv	r5, r5, r3
 800881c:	f109 0301 	add.w	r3, r9, #1
 8008820:	443b      	add	r3, r7
 8008822:	429d      	cmp	r5, r3
 8008824:	bf38      	it	cc
 8008826:	461d      	movcc	r5, r3
 8008828:	0553      	lsls	r3, r2, #21
 800882a:	d530      	bpl.n	800888e <__ssputs_r+0x9e>
 800882c:	4629      	mov	r1, r5
 800882e:	f7ff ff85 	bl	800873c <_malloc_r>
 8008832:	4606      	mov	r6, r0
 8008834:	b950      	cbnz	r0, 800884c <__ssputs_r+0x5c>
 8008836:	230c      	movs	r3, #12
 8008838:	f04f 30ff 	mov.w	r0, #4294967295
 800883c:	f8ca 3000 	str.w	r3, [sl]
 8008840:	89a3      	ldrh	r3, [r4, #12]
 8008842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008846:	81a3      	strh	r3, [r4, #12]
 8008848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800884c:	463a      	mov	r2, r7
 800884e:	6921      	ldr	r1, [r4, #16]
 8008850:	f7fe f956 	bl	8006b00 <memcpy>
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800885a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800885e:	81a3      	strh	r3, [r4, #12]
 8008860:	6126      	str	r6, [r4, #16]
 8008862:	443e      	add	r6, r7
 8008864:	6026      	str	r6, [r4, #0]
 8008866:	464e      	mov	r6, r9
 8008868:	6165      	str	r5, [r4, #20]
 800886a:	1bed      	subs	r5, r5, r7
 800886c:	60a5      	str	r5, [r4, #8]
 800886e:	454e      	cmp	r6, r9
 8008870:	d900      	bls.n	8008874 <__ssputs_r+0x84>
 8008872:	464e      	mov	r6, r9
 8008874:	4632      	mov	r2, r6
 8008876:	4641      	mov	r1, r8
 8008878:	6820      	ldr	r0, [r4, #0]
 800887a:	f000 f92d 	bl	8008ad8 <memmove>
 800887e:	68a3      	ldr	r3, [r4, #8]
 8008880:	2000      	movs	r0, #0
 8008882:	1b9b      	subs	r3, r3, r6
 8008884:	60a3      	str	r3, [r4, #8]
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	441e      	add	r6, r3
 800888a:	6026      	str	r6, [r4, #0]
 800888c:	e7dc      	b.n	8008848 <__ssputs_r+0x58>
 800888e:	462a      	mov	r2, r5
 8008890:	f000 f93d 	bl	8008b0e <_realloc_r>
 8008894:	4606      	mov	r6, r0
 8008896:	2800      	cmp	r0, #0
 8008898:	d1e2      	bne.n	8008860 <__ssputs_r+0x70>
 800889a:	6921      	ldr	r1, [r4, #16]
 800889c:	4650      	mov	r0, sl
 800889e:	f7ff ff01 	bl	80086a4 <_free_r>
 80088a2:	e7c8      	b.n	8008836 <__ssputs_r+0x46>

080088a4 <_svfiprintf_r>:
 80088a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a8:	461d      	mov	r5, r3
 80088aa:	898b      	ldrh	r3, [r1, #12]
 80088ac:	b09d      	sub	sp, #116	; 0x74
 80088ae:	061f      	lsls	r7, r3, #24
 80088b0:	4680      	mov	r8, r0
 80088b2:	460c      	mov	r4, r1
 80088b4:	4616      	mov	r6, r2
 80088b6:	d50f      	bpl.n	80088d8 <_svfiprintf_r+0x34>
 80088b8:	690b      	ldr	r3, [r1, #16]
 80088ba:	b96b      	cbnz	r3, 80088d8 <_svfiprintf_r+0x34>
 80088bc:	2140      	movs	r1, #64	; 0x40
 80088be:	f7ff ff3d 	bl	800873c <_malloc_r>
 80088c2:	6020      	str	r0, [r4, #0]
 80088c4:	6120      	str	r0, [r4, #16]
 80088c6:	b928      	cbnz	r0, 80088d4 <_svfiprintf_r+0x30>
 80088c8:	230c      	movs	r3, #12
 80088ca:	f8c8 3000 	str.w	r3, [r8]
 80088ce:	f04f 30ff 	mov.w	r0, #4294967295
 80088d2:	e0c8      	b.n	8008a66 <_svfiprintf_r+0x1c2>
 80088d4:	2340      	movs	r3, #64	; 0x40
 80088d6:	6163      	str	r3, [r4, #20]
 80088d8:	2300      	movs	r3, #0
 80088da:	9309      	str	r3, [sp, #36]	; 0x24
 80088dc:	2320      	movs	r3, #32
 80088de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088e2:	2330      	movs	r3, #48	; 0x30
 80088e4:	f04f 0b01 	mov.w	fp, #1
 80088e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088ec:	9503      	str	r5, [sp, #12]
 80088ee:	4637      	mov	r7, r6
 80088f0:	463d      	mov	r5, r7
 80088f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80088f6:	b10b      	cbz	r3, 80088fc <_svfiprintf_r+0x58>
 80088f8:	2b25      	cmp	r3, #37	; 0x25
 80088fa:	d13e      	bne.n	800897a <_svfiprintf_r+0xd6>
 80088fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8008900:	d00b      	beq.n	800891a <_svfiprintf_r+0x76>
 8008902:	4653      	mov	r3, sl
 8008904:	4632      	mov	r2, r6
 8008906:	4621      	mov	r1, r4
 8008908:	4640      	mov	r0, r8
 800890a:	f7ff ff71 	bl	80087f0 <__ssputs_r>
 800890e:	3001      	adds	r0, #1
 8008910:	f000 80a4 	beq.w	8008a5c <_svfiprintf_r+0x1b8>
 8008914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008916:	4453      	add	r3, sl
 8008918:	9309      	str	r3, [sp, #36]	; 0x24
 800891a:	783b      	ldrb	r3, [r7, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	f000 809d 	beq.w	8008a5c <_svfiprintf_r+0x1b8>
 8008922:	2300      	movs	r3, #0
 8008924:	f04f 32ff 	mov.w	r2, #4294967295
 8008928:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800892c:	9304      	str	r3, [sp, #16]
 800892e:	9307      	str	r3, [sp, #28]
 8008930:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008934:	931a      	str	r3, [sp, #104]	; 0x68
 8008936:	462f      	mov	r7, r5
 8008938:	2205      	movs	r2, #5
 800893a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800893e:	4850      	ldr	r0, [pc, #320]	; (8008a80 <_svfiprintf_r+0x1dc>)
 8008940:	f7ff fbb8 	bl	80080b4 <memchr>
 8008944:	9b04      	ldr	r3, [sp, #16]
 8008946:	b9d0      	cbnz	r0, 800897e <_svfiprintf_r+0xda>
 8008948:	06d9      	lsls	r1, r3, #27
 800894a:	bf44      	itt	mi
 800894c:	2220      	movmi	r2, #32
 800894e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008952:	071a      	lsls	r2, r3, #28
 8008954:	bf44      	itt	mi
 8008956:	222b      	movmi	r2, #43	; 0x2b
 8008958:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800895c:	782a      	ldrb	r2, [r5, #0]
 800895e:	2a2a      	cmp	r2, #42	; 0x2a
 8008960:	d015      	beq.n	800898e <_svfiprintf_r+0xea>
 8008962:	462f      	mov	r7, r5
 8008964:	2000      	movs	r0, #0
 8008966:	250a      	movs	r5, #10
 8008968:	9a07      	ldr	r2, [sp, #28]
 800896a:	4639      	mov	r1, r7
 800896c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008970:	3b30      	subs	r3, #48	; 0x30
 8008972:	2b09      	cmp	r3, #9
 8008974:	d94d      	bls.n	8008a12 <_svfiprintf_r+0x16e>
 8008976:	b1b8      	cbz	r0, 80089a8 <_svfiprintf_r+0x104>
 8008978:	e00f      	b.n	800899a <_svfiprintf_r+0xf6>
 800897a:	462f      	mov	r7, r5
 800897c:	e7b8      	b.n	80088f0 <_svfiprintf_r+0x4c>
 800897e:	4a40      	ldr	r2, [pc, #256]	; (8008a80 <_svfiprintf_r+0x1dc>)
 8008980:	463d      	mov	r5, r7
 8008982:	1a80      	subs	r0, r0, r2
 8008984:	fa0b f000 	lsl.w	r0, fp, r0
 8008988:	4318      	orrs	r0, r3
 800898a:	9004      	str	r0, [sp, #16]
 800898c:	e7d3      	b.n	8008936 <_svfiprintf_r+0x92>
 800898e:	9a03      	ldr	r2, [sp, #12]
 8008990:	1d11      	adds	r1, r2, #4
 8008992:	6812      	ldr	r2, [r2, #0]
 8008994:	9103      	str	r1, [sp, #12]
 8008996:	2a00      	cmp	r2, #0
 8008998:	db01      	blt.n	800899e <_svfiprintf_r+0xfa>
 800899a:	9207      	str	r2, [sp, #28]
 800899c:	e004      	b.n	80089a8 <_svfiprintf_r+0x104>
 800899e:	4252      	negs	r2, r2
 80089a0:	f043 0302 	orr.w	r3, r3, #2
 80089a4:	9207      	str	r2, [sp, #28]
 80089a6:	9304      	str	r3, [sp, #16]
 80089a8:	783b      	ldrb	r3, [r7, #0]
 80089aa:	2b2e      	cmp	r3, #46	; 0x2e
 80089ac:	d10c      	bne.n	80089c8 <_svfiprintf_r+0x124>
 80089ae:	787b      	ldrb	r3, [r7, #1]
 80089b0:	2b2a      	cmp	r3, #42	; 0x2a
 80089b2:	d133      	bne.n	8008a1c <_svfiprintf_r+0x178>
 80089b4:	9b03      	ldr	r3, [sp, #12]
 80089b6:	3702      	adds	r7, #2
 80089b8:	1d1a      	adds	r2, r3, #4
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	9203      	str	r2, [sp, #12]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfb8      	it	lt
 80089c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80089c6:	9305      	str	r3, [sp, #20]
 80089c8:	4d2e      	ldr	r5, [pc, #184]	; (8008a84 <_svfiprintf_r+0x1e0>)
 80089ca:	2203      	movs	r2, #3
 80089cc:	7839      	ldrb	r1, [r7, #0]
 80089ce:	4628      	mov	r0, r5
 80089d0:	f7ff fb70 	bl	80080b4 <memchr>
 80089d4:	b138      	cbz	r0, 80089e6 <_svfiprintf_r+0x142>
 80089d6:	2340      	movs	r3, #64	; 0x40
 80089d8:	1b40      	subs	r0, r0, r5
 80089da:	fa03 f000 	lsl.w	r0, r3, r0
 80089de:	9b04      	ldr	r3, [sp, #16]
 80089e0:	3701      	adds	r7, #1
 80089e2:	4303      	orrs	r3, r0
 80089e4:	9304      	str	r3, [sp, #16]
 80089e6:	7839      	ldrb	r1, [r7, #0]
 80089e8:	2206      	movs	r2, #6
 80089ea:	4827      	ldr	r0, [pc, #156]	; (8008a88 <_svfiprintf_r+0x1e4>)
 80089ec:	1c7e      	adds	r6, r7, #1
 80089ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089f2:	f7ff fb5f 	bl	80080b4 <memchr>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d038      	beq.n	8008a6c <_svfiprintf_r+0x1c8>
 80089fa:	4b24      	ldr	r3, [pc, #144]	; (8008a8c <_svfiprintf_r+0x1e8>)
 80089fc:	bb13      	cbnz	r3, 8008a44 <_svfiprintf_r+0x1a0>
 80089fe:	9b03      	ldr	r3, [sp, #12]
 8008a00:	3307      	adds	r3, #7
 8008a02:	f023 0307 	bic.w	r3, r3, #7
 8008a06:	3308      	adds	r3, #8
 8008a08:	9303      	str	r3, [sp, #12]
 8008a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a0c:	444b      	add	r3, r9
 8008a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a10:	e76d      	b.n	80088ee <_svfiprintf_r+0x4a>
 8008a12:	fb05 3202 	mla	r2, r5, r2, r3
 8008a16:	2001      	movs	r0, #1
 8008a18:	460f      	mov	r7, r1
 8008a1a:	e7a6      	b.n	800896a <_svfiprintf_r+0xc6>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	250a      	movs	r5, #10
 8008a20:	4619      	mov	r1, r3
 8008a22:	3701      	adds	r7, #1
 8008a24:	9305      	str	r3, [sp, #20]
 8008a26:	4638      	mov	r0, r7
 8008a28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a2c:	3a30      	subs	r2, #48	; 0x30
 8008a2e:	2a09      	cmp	r2, #9
 8008a30:	d903      	bls.n	8008a3a <_svfiprintf_r+0x196>
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d0c8      	beq.n	80089c8 <_svfiprintf_r+0x124>
 8008a36:	9105      	str	r1, [sp, #20]
 8008a38:	e7c6      	b.n	80089c8 <_svfiprintf_r+0x124>
 8008a3a:	fb05 2101 	mla	r1, r5, r1, r2
 8008a3e:	2301      	movs	r3, #1
 8008a40:	4607      	mov	r7, r0
 8008a42:	e7f0      	b.n	8008a26 <_svfiprintf_r+0x182>
 8008a44:	ab03      	add	r3, sp, #12
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	4622      	mov	r2, r4
 8008a4a:	4b11      	ldr	r3, [pc, #68]	; (8008a90 <_svfiprintf_r+0x1ec>)
 8008a4c:	a904      	add	r1, sp, #16
 8008a4e:	4640      	mov	r0, r8
 8008a50:	f7fe f8fa 	bl	8006c48 <_printf_float>
 8008a54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a58:	4681      	mov	r9, r0
 8008a5a:	d1d6      	bne.n	8008a0a <_svfiprintf_r+0x166>
 8008a5c:	89a3      	ldrh	r3, [r4, #12]
 8008a5e:	065b      	lsls	r3, r3, #25
 8008a60:	f53f af35 	bmi.w	80088ce <_svfiprintf_r+0x2a>
 8008a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a66:	b01d      	add	sp, #116	; 0x74
 8008a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6c:	ab03      	add	r3, sp, #12
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	4622      	mov	r2, r4
 8008a72:	4b07      	ldr	r3, [pc, #28]	; (8008a90 <_svfiprintf_r+0x1ec>)
 8008a74:	a904      	add	r1, sp, #16
 8008a76:	4640      	mov	r0, r8
 8008a78:	f7fe fb92 	bl	80071a0 <_printf_i>
 8008a7c:	e7ea      	b.n	8008a54 <_svfiprintf_r+0x1b0>
 8008a7e:	bf00      	nop
 8008a80:	08008e74 	.word	0x08008e74
 8008a84:	08008e7a 	.word	0x08008e7a
 8008a88:	08008e7e 	.word	0x08008e7e
 8008a8c:	08006c49 	.word	0x08006c49
 8008a90:	080087f1 	.word	0x080087f1

08008a94 <_sbrk_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	2300      	movs	r3, #0
 8008a98:	4c05      	ldr	r4, [pc, #20]	; (8008ab0 <_sbrk_r+0x1c>)
 8008a9a:	4605      	mov	r5, r0
 8008a9c:	4608      	mov	r0, r1
 8008a9e:	6023      	str	r3, [r4, #0]
 8008aa0:	f7f9 fc2c 	bl	80022fc <_sbrk>
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d102      	bne.n	8008aae <_sbrk_r+0x1a>
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	b103      	cbz	r3, 8008aae <_sbrk_r+0x1a>
 8008aac:	602b      	str	r3, [r5, #0]
 8008aae:	bd38      	pop	{r3, r4, r5, pc}
 8008ab0:	20001f1c 	.word	0x20001f1c

08008ab4 <__ascii_mbtowc>:
 8008ab4:	b082      	sub	sp, #8
 8008ab6:	b901      	cbnz	r1, 8008aba <__ascii_mbtowc+0x6>
 8008ab8:	a901      	add	r1, sp, #4
 8008aba:	b142      	cbz	r2, 8008ace <__ascii_mbtowc+0x1a>
 8008abc:	b14b      	cbz	r3, 8008ad2 <__ascii_mbtowc+0x1e>
 8008abe:	7813      	ldrb	r3, [r2, #0]
 8008ac0:	600b      	str	r3, [r1, #0]
 8008ac2:	7812      	ldrb	r2, [r2, #0]
 8008ac4:	1c10      	adds	r0, r2, #0
 8008ac6:	bf18      	it	ne
 8008ac8:	2001      	movne	r0, #1
 8008aca:	b002      	add	sp, #8
 8008acc:	4770      	bx	lr
 8008ace:	4610      	mov	r0, r2
 8008ad0:	e7fb      	b.n	8008aca <__ascii_mbtowc+0x16>
 8008ad2:	f06f 0001 	mvn.w	r0, #1
 8008ad6:	e7f8      	b.n	8008aca <__ascii_mbtowc+0x16>

08008ad8 <memmove>:
 8008ad8:	4288      	cmp	r0, r1
 8008ada:	b510      	push	{r4, lr}
 8008adc:	eb01 0302 	add.w	r3, r1, r2
 8008ae0:	d807      	bhi.n	8008af2 <memmove+0x1a>
 8008ae2:	1e42      	subs	r2, r0, #1
 8008ae4:	4299      	cmp	r1, r3
 8008ae6:	d00a      	beq.n	8008afe <memmove+0x26>
 8008ae8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008aec:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008af0:	e7f8      	b.n	8008ae4 <memmove+0xc>
 8008af2:	4283      	cmp	r3, r0
 8008af4:	d9f5      	bls.n	8008ae2 <memmove+0xa>
 8008af6:	1881      	adds	r1, r0, r2
 8008af8:	1ad2      	subs	r2, r2, r3
 8008afa:	42d3      	cmn	r3, r2
 8008afc:	d100      	bne.n	8008b00 <memmove+0x28>
 8008afe:	bd10      	pop	{r4, pc}
 8008b00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b04:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008b08:	e7f7      	b.n	8008afa <memmove+0x22>

08008b0a <__malloc_lock>:
 8008b0a:	4770      	bx	lr

08008b0c <__malloc_unlock>:
 8008b0c:	4770      	bx	lr

08008b0e <_realloc_r>:
 8008b0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b10:	4607      	mov	r7, r0
 8008b12:	4614      	mov	r4, r2
 8008b14:	460e      	mov	r6, r1
 8008b16:	b921      	cbnz	r1, 8008b22 <_realloc_r+0x14>
 8008b18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008b1c:	4611      	mov	r1, r2
 8008b1e:	f7ff be0d 	b.w	800873c <_malloc_r>
 8008b22:	b922      	cbnz	r2, 8008b2e <_realloc_r+0x20>
 8008b24:	f7ff fdbe 	bl	80086a4 <_free_r>
 8008b28:	4625      	mov	r5, r4
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b2e:	f000 f821 	bl	8008b74 <_malloc_usable_size_r>
 8008b32:	42a0      	cmp	r0, r4
 8008b34:	d20f      	bcs.n	8008b56 <_realloc_r+0x48>
 8008b36:	4621      	mov	r1, r4
 8008b38:	4638      	mov	r0, r7
 8008b3a:	f7ff fdff 	bl	800873c <_malloc_r>
 8008b3e:	4605      	mov	r5, r0
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d0f2      	beq.n	8008b2a <_realloc_r+0x1c>
 8008b44:	4631      	mov	r1, r6
 8008b46:	4622      	mov	r2, r4
 8008b48:	f7fd ffda 	bl	8006b00 <memcpy>
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4638      	mov	r0, r7
 8008b50:	f7ff fda8 	bl	80086a4 <_free_r>
 8008b54:	e7e9      	b.n	8008b2a <_realloc_r+0x1c>
 8008b56:	4635      	mov	r5, r6
 8008b58:	e7e7      	b.n	8008b2a <_realloc_r+0x1c>

08008b5a <__ascii_wctomb>:
 8008b5a:	b149      	cbz	r1, 8008b70 <__ascii_wctomb+0x16>
 8008b5c:	2aff      	cmp	r2, #255	; 0xff
 8008b5e:	bf8b      	itete	hi
 8008b60:	238a      	movhi	r3, #138	; 0x8a
 8008b62:	700a      	strbls	r2, [r1, #0]
 8008b64:	6003      	strhi	r3, [r0, #0]
 8008b66:	2001      	movls	r0, #1
 8008b68:	bf88      	it	hi
 8008b6a:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b6e:	4770      	bx	lr
 8008b70:	4608      	mov	r0, r1
 8008b72:	4770      	bx	lr

08008b74 <_malloc_usable_size_r>:
 8008b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b78:	1f18      	subs	r0, r3, #4
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	bfbc      	itt	lt
 8008b7e:	580b      	ldrlt	r3, [r1, r0]
 8008b80:	18c0      	addlt	r0, r0, r3
 8008b82:	4770      	bx	lr

08008b84 <_init>:
 8008b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b86:	bf00      	nop
 8008b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b8a:	bc08      	pop	{r3}
 8008b8c:	469e      	mov	lr, r3
 8008b8e:	4770      	bx	lr

08008b90 <_fini>:
 8008b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b92:	bf00      	nop
 8008b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b96:	bc08      	pop	{r3}
 8008b98:	469e      	mov	lr, r3
 8008b9a:	4770      	bx	lr
