module alu (
    input logic [31:0] a,
    input logic [31:0] b,
    input logic [1:0]  operation,
    output logic [31:0] result
);

    always_comb begin
        case (operation)
            2'b00: result = a + b; 
            2'b01: result = a - b; 
            2'b10: result = a & b; 
            2'b11: result = a | b; 
        endcase
    end
endmodule