{"Source Block": ["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@97:110@HdlStmProcess", "always @(posedge clk) begin\n  /* The data ready signal is fully asynchronous */\n  sdi_d <= {sdi_d[1:0], m_sdi};\nend\n\nalways @(posedge clk) begin\n  if (counter == 'h00 && sdi_d[2] == 1'b0) begin\n    data_ready <= 1'b1;\n  end else begin\n    data_ready <= 1'b0;\n  end\nend\n\nendmodule\n"], "Clone Blocks": [["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@92:105", "      counter <= IDLE_TIMEOUT;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  /* The data ready signal is fully asynchronous */\n  sdi_d <= {sdi_d[1:0], m_sdi};\nend\n\nalways @(posedge clk) begin\n  if (counter == 'h00 && sdi_d[2] == 1'b0) begin\n    data_ready <= 1'b1;\n  end else begin\n"]], "Diff Content": {"Delete": [[102, "always @(posedge clk) begin\n"], [103, "  if (counter == 'h00 && sdi_d[2] == 1'b0) begin\n"], [104, "    data_ready <= 1'b1;\n"], [105, "  end else begin\n"], [106, "    data_ready <= 1'b0;\n"], [108, "end\n"]], "Add": [[106, "  always @(posedge clk) begin\n"], [106, "    if (counter == 'h00 && sdi_d[2] == 1'b0) begin\n"], [106, "      data_ready <= 1'b1;\n"], [106, "    end else begin\n"], [106, "      data_ready <= 1'b0;\n"], [106, "    end\n"]]}}