Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 15 15:18:56 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           33 |
| No           | No                    | Yes                    |              13 |            7 |
| No           | Yes                   | No                     |              97 |           32 |
| Yes          | No                    | No                     |              23 |            8 |
| Yes          | No                    | Yes                    |            1262 |          655 |
| Yes          | Yes                   | No                     |              32 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uclk/inst/clk_out2             | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                     |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                     |                1 |              1 |
|  fpga_clk_IBUF                  |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  tube_clock/tub_control2_reg[5] | tube_tb/state2[3]_i_1_n_1                                                                                          | tube_tb/tub_control1[3]_i_1_n_1                                                                                             |                1 |              2 |
|  uart/inst/upg_inst/rdStat_BUFG |                                                                                                                    | upg_rst                                                                                                                     |                2 |              2 |
|  umem/ram_i_1_n_1               |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  uif/instmem_i_1_n_1            |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                1 |              3 |
|  uif/switchData_reg[7]_1[0]     |                                                                                                                    |                                                                                                                             |                1 |              3 |
|  tube_clock/tub_control2_reg[5] | tube_tb/state2[3]_i_1_n_1                                                                                          | tube_tb/tub_control2[7]_i_1_n_1                                                                                             |                3 |              4 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  uclk/inst/clk_out2             |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  uclk/inst/clk_out2             |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  uclk/inst/clk_out2             |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              8 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                3 |              8 |
|  uclk/inst/clk_out1             | uALU/ledout_reg[15]_0[0]                                                                                           | udcd/AR[0]                                                                                                                  |                2 |              8 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                2 |              8 |
|  uclk/inst/clk_out1             | uALU/ledout_reg[15]_0[1]                                                                                           | udcd/AR[0]                                                                                                                  |                2 |              8 |
|  uclk/inst/clk_out1             | uALU/E[0]                                                                                                          | udcd/AR[0]                                                                                                                  |                3 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                     |                4 |              8 |
|  uALU/IORead                    |                                                                                                                    | udcd/AR[0]                                                                                                                  |                3 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                2 |              9 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                     |                3 |             10 |
|  tube_clock/tub_control2_reg[5] | tube_tb/state2[3]_i_1_n_1                                                                                          |                                                                                                                             |                4 |             10 |
| ~fpga_clk_IBUF                  |                                                                                                                    | udcd/AR[0]                                                                                                                  |                6 |             16 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
|  uclk/inst/clk_out2             | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
|  uclk/inst/clk_out2             |                                                                                                                    |                                                                                                                             |               10 |             22 |
|  uclk/inst/clk_out2             |                                                                                                                    | tube_clock/tube_clk                                                                                                         |                8 |             31 |
|  uclk/inst/clk_out1             | uif/register_reg[29][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               20 |             32 |
|  uclk/inst/clk_out1             | uif/E[0]                                                                                                           | udcd/AR[0]                                                                                                                  |               15 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[23][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               19 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[25][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               16 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[12][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               13 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[31][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               26 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[15][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               17 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[14][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               15 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[26][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               18 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[9][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               24 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[6][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               19 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[8][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               25 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[3][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               20 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[5][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               16 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[7][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               22 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[4][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               15 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[17][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               18 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[13][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               16 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[27][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               20 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[2][31][0]                                                                                         | udcd/AR[0]                                                                                                                  |               21 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[28][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               18 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[24][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               15 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[22][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               21 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[16][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               14 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[11][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               16 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[10][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               13 |             32 |
|  n_0_1798_BUFG                  |                                                                                                                    |                                                                                                                             |               18 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[30][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               24 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[19][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               18 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[21][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               20 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[20][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               16 |             32 |
|  uclk/inst/clk_out1             | uif/register_reg[18][31][0]                                                                                        | udcd/AR[0]                                                                                                                  |               17 |             32 |
|  uclk/inst/clk_out2             |                                                                                                                    | upg_rst                                                                                                                     |               11 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                     |               11 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                     |               18 |             46 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                     |               13 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG | uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                     |               20 |             56 |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                     4 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                    10 |
| 9      |                     1 |
| 10     |                     2 |
| 16+    |                    42 |
+--------+-----------------------+


