{
  "module_name": "sunzilog.h",
  "hash_id": "035f1f25a35659679ff14fd8c7e47f950eecf28185ce32f26468b57b3c5e6358",
  "original_prompt": "Ingested from linux-6.6.14/drivers/tty/serial/sunzilog.h",
  "human_readable_source": " \n#ifndef _SUNZILOG_H\n#define _SUNZILOG_H\n\nstruct zilog_channel {\n\tvolatile unsigned char control;\n\tvolatile unsigned char __pad1;\n\tvolatile unsigned char data;\n\tvolatile unsigned char __pad2;\n};\n\nstruct zilog_layout {\n\tstruct zilog_channel channelB;\n\tstruct zilog_channel channelA;\n};\n\n#define\tNUM_ZSREGS\t17\n#define\tR7p\t\t16  \n\n \n#define BRG_TO_BPS(brg, freq) ((freq) / 2 / ((brg) + 2))\n#define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)\n\n \n\n#define\tFLAG\t0x7e\n\n \n#define\tR0\t0\t\t \n#define\tR1\t1\n#define\tR2\t2\n#define\tR3\t3\n#define\tR4\t4\n#define\tR5\t5\n#define\tR6\t6\n#define\tR7\t7\n#define\tR8\t8\n#define\tR9\t9\n#define\tR10\t10\n#define\tR11\t11\n#define\tR12\t12\n#define\tR13\t13\n#define\tR14\t14\n#define\tR15\t15\n\n#define\tNULLCODE\t0\t \n#define\tPOINT_HIGH\t0x8\t \n#define\tRES_EXT_INT\t0x10\t \n#define\tSEND_ABORT\t0x18\t \n#define\tRES_RxINT_FC\t0x20\t \n#define\tRES_Tx_P\t0x28\t \n#define\tERR_RES\t\t0x30\t \n#define\tRES_H_IUS\t0x38\t \n\n#define\tRES_Rx_CRC\t0x40\t \n#define\tRES_Tx_CRC\t0x80\t \n#define\tRES_EOM_L\t0xC0\t \n\n \n\n#define\tEXT_INT_ENAB\t0x1\t \n#define\tTxINT_ENAB\t0x2\t \n#define\tPAR_SPEC\t0x4\t \n\n#define\tRxINT_DISAB\t0\t \n#define\tRxINT_FCERR\t0x8\t \n#define\tINT_ALL_Rx\t0x10\t \n#define\tINT_ERR_Rx\t0x18\t \n#define RxINT_MASK\t0x18\n\n#define\tWT_RDY_RT\t0x20\t \n#define\tWT_FN_RDYFN\t0x40\t \n#define\tWT_RDY_ENAB\t0x80\t \n\n \n\n \n\n#define\tRxENAB  \t0x1\t \n#define\tSYNC_L_INH\t0x2\t \n#define\tADD_SM\t\t0x4\t \n#define\tRxCRC_ENAB\t0x8\t \n#define\tENT_HM\t\t0x10\t \n#define\tAUTO_ENAB\t0x20\t \n#define\tRx5\t\t0x0\t \n#define\tRx7\t\t0x40\t \n#define\tRx6\t\t0x80\t \n#define\tRx8\t\t0xc0\t \n#define RxN_MASK\t0xc0\n\n \n\n#define\tPAR_ENAB\t0x1\t \n#define\tPAR_EVEN\t0x2\t \n\n#define\tSYNC_ENAB\t0\t \n#define\tSB1\t\t0x4\t \n#define\tSB15\t\t0x8\t \n#define\tSB2\t\t0xc\t \n\n#define\tMONSYNC\t\t0\t \n#define\tBISYNC\t\t0x10\t \n#define\tSDLC\t\t0x20\t \n#define\tEXTSYNC\t\t0x30\t \n\n#define\tX1CLK\t\t0x0\t \n#define\tX16CLK\t\t0x40\t \n#define\tX32CLK\t\t0x80\t \n#define\tX64CLK\t\t0xC0\t \n#define XCLK_MASK\t0xC0\n\n \n\n#define\tTxCRC_ENAB\t0x1\t \n#define\tRTS\t\t0x2\t \n#define\tSDLC_CRC\t0x4\t \n#define\tTxENAB\t\t0x8\t \n#define\tSND_BRK\t\t0x10\t \n#define\tTx5\t\t0x0\t \n#define\tTx7\t\t0x20\t \n#define\tTx6\t\t0x40\t \n#define\tTx8\t\t0x60\t \n#define TxN_MASK\t0x60\n#define\tDTR\t\t0x80\t \n\n \n\n \n\n \n#define\tAUTO_TxFLAG\t1\t \n#define\tAUTO_EOM_RST\t2\t \n#define\tAUTOnRTS\t4\t \n#define\tRxFIFO_LVL\t8\t \n#define\tnDTRnREQ\t0x10\t \n#define\tTxFIFO_LVL\t0x20\t \n#define\tEXT_RD_EN\t0x40\t \n\n \n\n \n#define\tVIS\t1\t \n#define\tNV\t2\t \n#define\tDLC\t4\t \n#define\tMIE\t8\t \n#define\tSTATHI\t0x10\t \n#define\tSWIACK  0x20     \n#define\tNORESET\t0\t \n#define\tCHRB\t0x40\t \n#define\tCHRA\t0x80\t \n#define\tFHWRES\t0xc0\t \n\n \n#define\tBIT6\t1\t \n#define\tLOOPMODE 2\t \n#define\tABUNDER\t4\t \n#define\tMARKIDLE 8\t \n#define\tGAOP\t0x10\t \n#define\tNRZ\t0\t \n#define\tNRZI\t0x20\t \n#define\tFM1\t0x40\t \n#define\tFM0\t0x60\t \n#define\tCRCPS\t0x80\t \n\n \n#define\tTRxCXT\t0\t \n#define\tTRxCTC\t1\t \n#define\tTRxCBR\t2\t \n#define\tTRxCDP\t3\t \n#define\tTRxCOI\t4\t \n#define\tTCRTxCP\t0\t \n#define\tTCTRxCP\t8\t \n#define\tTCBR\t0x10\t \n#define\tTCDPLL\t0x18\t \n#define\tRCRTxCP\t0\t \n#define\tRCTRxCP\t0x20\t \n#define\tRCBR\t0x40\t \n#define\tRCDPLL\t0x60\t \n#define\tRTxCX\t0x80\t \n\n \n\n \n\n \n#define\tBRENAB \t1\t \n#define\tBRSRC\t2\t \n#define\tDTRREQ\t4\t \n#define\tAUTOECHO 8\t \n#define\tLOOPBAK\t0x10\t \n#define\tSEARCH\t0x20\t \n#define\tRMC\t0x40\t \n#define\tDISDPLL\t0x60\t \n#define\tSSBR\t0x80\t \n#define\tSSRTxC\t0xa0\t \n#define\tSFMM\t0xc0\t \n#define\tSNRZI\t0xe0\t \n\n \n#define\tWR7pEN\t1\t \n#define\tZCIE\t2\t \n#define\tFIFOEN\t4\t \n#define\tDCDIE\t8\t \n#define\tSYNCIE\t0x10\t \n#define\tCTSIE\t0x20\t \n#define\tTxUIE\t0x40\t \n#define\tBRKIE\t0x80\t \n\n\n \n#define\tRx_CH_AV\t0x1\t \n#define\tZCOUNT\t\t0x2\t \n#define\tTx_BUF_EMP\t0x4\t \n#define\tDCD\t\t0x8\t \n#define\tSYNC\t\t0x10\t \n#define\tCTS\t\t0x20\t \n#define\tTxEOM\t\t0x40\t \n#define\tBRK_ABRT\t0x80\t \n\n \n#define\tALL_SNT\t\t0x1\t \n \n#define\tRES3\t\t0x8\t \n#define\tRES4\t\t0x4\t \n#define\tRES5\t\t0xc\t \n#define\tRES6\t\t0x2\t \n#define\tRES7\t\t0xa\t \n#define\tRES8\t\t0x6\t \n#define\tRES18\t\t0xe\t \n#define\tRES28\t\t0x0\t \n \n#define\tPAR_ERR\t\t0x10\t \n#define\tRx_OVR\t\t0x20\t \n#define\tCRC_ERR\t\t0x40\t \n#define\tEND_FR\t\t0x80\t \n\n \n#define CHB_Tx_EMPTY\t0x00\n#define CHB_EXT_STAT\t0x02\n#define CHB_Rx_AVAIL\t0x04\n#define CHB_SPECIAL\t0x06\n#define CHA_Tx_EMPTY\t0x08\n#define CHA_EXT_STAT\t0x0a\n#define CHA_Rx_AVAIL\t0x0c\n#define CHA_SPECIAL\t0x0e\n#define STATUS_MASK\t0x0e\n\n \n#define\tCHBEXT\t0x1\t\t \n#define\tCHBTxIP\t0x2\t\t \n#define\tCHBRxIP\t0x4\t\t \n#define\tCHAEXT\t0x8\t\t \n#define\tCHATxIP\t0x10\t\t \n#define\tCHARxIP\t0x20\t\t \n\n \n\n \n\n \n\n \n#define\tONLOOP\t2\t\t \n#define\tLOOPSEND 0x10\t\t \n#define\tCLK2MIS\t0x40\t\t \n#define\tCLK1MIS\t0x80\t\t \n\n \n\n \n\n \n\n \n#define ZS_CLEARERR(channel)    do { sbus_writeb(ERR_RES, &channel->control); \\\n\t\t\t\t     udelay(5); } while(0)\n\n#define ZS_CLEARSTAT(channel)   do { sbus_writeb(RES_EXT_INT, &channel->control); \\\n\t\t\t\t     udelay(5); } while(0)\n\n#define ZS_CLEARFIFO(channel)   do { sbus_readb(&channel->data); \\\n\t\t\t\t     udelay(2); \\\n\t\t\t\t     sbus_readb(&channel->data); \\\n\t\t\t\t     udelay(2); \\\n\t\t\t\t     sbus_readb(&channel->data); \\\n\t\t\t\t     udelay(2); } while(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}