#--  Synopsys, Inc.
#--  Version I-2013.09L 
#--  Project file C:\Users\Yisong\Documents\new\mlp\nn\run_options.txt

#project files
add_file -vhdl -lib work "C:/lscc/diamond/3.1_x64/cae_library/synthesis/vhdl/machxo2.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/a_s.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/right_shifter.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/fp_exp.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/fp_leading_zeros_and_shift.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/fp_mul.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/reset.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/receiver.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/mlp_pkg.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/fp_add.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/div_nr_wsticky.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/fp_div.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/fp.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/efb_spi.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/spi.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/ram_dp_true.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/sram_dp_true.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/loadWeight.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/test.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/pr.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/output.vhd"
add_file -vhdl -lib work "C:/Users/Yisong/Documents/new/mlp/main.vhd"



#implementation: "nn"
impl -add nn -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_7000HC
set_option -package TG144C
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "main"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -RWCheckOnRam 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./nn_nn.edi"

#set log file 
set_option log_file "C:/Users/Yisong/Documents/new/mlp/nn/nn_nn.srf" 
impl -active "nn"
