// Seed: 2284161084
module module_0 (
    input  wand id_0,
    output wor  id_1
);
  id_3(
      .id_0(1 === id_0),
      .id_1(1),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_4),
      .id_5(id_0),
      .id_6(1),
      .id_7(1)
  );
  reg id_5;
  initial begin : LABEL_0
    @(*);
  end
  supply1 id_6;
  assign module_1.type_23 = 0;
  assign id_6 = 1 ? 1 : id_0;
  wire id_7;
  always
    if (1)
      #0
        if ((1) >> id_4) id_5 = 1;
        else id_5 <= #1 1;
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    output wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input tri id_14,
    output tri id_15,
    input wire id_16,
    input wand id_17,
    input tri0 id_18,
    output wand id_19,
    output tri0 id_20,
    output uwire id_21,
    output tri id_22,
    input wor id_23,
    input supply1 id_24,
    input tri id_25,
    input supply1 id_26,
    output supply0 id_27,
    input wor id_28,
    output wire id_29,
    input supply0 id_30,
    output wor id_31,
    output tri0 id_32,
    output tri1 id_33,
    input tri0 id_34,
    input wire id_35,
    input supply0 id_36,
    output tri1 id_37,
    input wand id_38,
    input supply1 id_39,
    input uwire id_40,
    output wor id_41
);
  wor id_43;
  id_44 :
  assert property (@(id_43) id_24 == id_36)
  else;
  module_0 modCall_1 (
      id_34,
      id_27
  );
  wire id_45, id_46;
  tri  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  =  id_14  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  =  1  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ,  id_87  ,  id_88  ,  id_89  ,  id_90  ,  id_91  ,  id_92  ,  id_93  ,  id_94  =  id_91  |  !  1  &  1  ,  id_95  ,  id_96  ,  id_97  ,  id_98  ,  id_99  ,  id_100  ,  id_101  ,  id_102  ,  id_103  ,  id_104  ,  id_105  ,  id_106  ,  id_107  ,  id_108  ,  id_109  ,  id_110  ,  id_111  ,  id_112  ,  id_113  ,  id_114  ,  id_115  ,  id_116  ,  id_117  ,  id_118  ,  id_119  ,  id_120  ,  id_121  ,  id_122  =  id_88  ,  id_123  ,  id_124  ,  id_125  ;
  uwire id_126 = 1;
endmodule
