

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_MUL_INV_LOOP22'
================================================================
* Date:           Tue Mar  4 21:31:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_fu_128  |MUL_MOD  |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MUL_INV_LOOP  |     4111|     4111|        17|          1|          1|  4096|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1401|    956|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     479|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1880|   1185|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+------+-----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------+----------------+---------+----+------+-----+-----+
    |grp_MUL_MOD_fu_128   |MUL_MOD         |        0|  12|  1401|  936|    0|
    |mux_4_2_32_1_1_U105  |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    +---------------------+----------------+---------+----+------+-----+-----+
    |Total                |                |        0|  12|  1401|  956|    0|
    +---------------------+----------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln258_fu_151_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln258_fu_145_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          27|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_18    |   9|          2|   13|         26|
    |j_fu_50                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |DataRAM_11_addr_reg_217            |  12|   0|   12|          0|
    |DataRAM_2_addr_reg_199             |  12|   0|   12|          0|
    |DataRAM_5_addr_reg_205             |  12|   0|   12|          0|
    |DataRAM_8_addr_reg_211             |  12|   0|   12|          0|
    |MulInvInput_reg_223                |  32|   0|   32|          0|
    |MulInvRes_reg_228                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln258_reg_195                 |   1|   0|    1|          0|
    |j_fu_50                            |  13|   0|   13|          0|
    |DataRAM_11_addr_reg_217            |  64|  32|   12|          0|
    |DataRAM_2_addr_reg_199             |  64|  32|   12|          0|
    |DataRAM_5_addr_reg_205             |  64|  32|   12|          0|
    |DataRAM_8_addr_reg_211             |  64|  32|   12|          0|
    |icmp_ln258_reg_195                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 479| 160|  208|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP22|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP22|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP22|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP22|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP22|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP22|  return value|
|DataRAM_11_address0  |  out|   12|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_address1  |  out|   12|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_ce1       |  out|    1|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_q1        |   in|   32|   ap_memory|                      DataRAM_11|         array|
|DataRAM_8_address0   |  out|   12|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_address1   |  out|   12|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_ce1        |  out|    1|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_q1         |   in|   32|   ap_memory|                       DataRAM_8|         array|
|DataRAM_5_address0   |  out|   12|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_address1   |  out|   12|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_ce1        |  out|    1|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_q1         |   in|   32|   ap_memory|                       DataRAM_5|         array|
|DataRAM_2_address0   |  out|   12|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_address1   |  out|   12|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_ce1        |  out|    1|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_q1         |   in|   32|   ap_memory|                       DataRAM_2|         array|
|RAMSel_cast          |   in|    2|     ap_none|                     RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 21 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc540.2"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_18 = load i13 %j" [Crypto.cpp:258]   --->   Operation 24 'load' 'j_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.67ns)   --->   "%icmp_ln258 = icmp_eq  i13 %j_18, i13 4096" [Crypto.cpp:258]   --->   Operation 25 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.67ns)   --->   "%add_ln258 = add i13 %j_18, i13 1" [Crypto.cpp:258]   --->   Operation 26 'add' 'add_ln258' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %icmp_ln258, void %for.inc540.2.split, void %sw.epilog.loopexit15.exitStub" [Crypto.cpp:258]   --->   Operation 27 'br' 'br_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i13 %j_18" [Crypto.cpp:258]   --->   Operation 28 'zext' 'zext_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln258" [Crypto.cpp:261]   --->   Operation 29 'getelementptr' 'DataRAM_2_addr' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln258" [Crypto.cpp:261]   --->   Operation 30 'getelementptr' 'DataRAM_5_addr' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln258" [Crypto.cpp:261]   --->   Operation 31 'getelementptr' 'DataRAM_8_addr' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln258" [Crypto.cpp:261]   --->   Operation 32 'getelementptr' 'DataRAM_11_addr' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr" [Crypto.cpp:261]   --->   Operation 33 'load' 'DataRAM_2_load' <Predicate = (!icmp_ln258)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr" [Crypto.cpp:261]   --->   Operation 34 'load' 'DataRAM_5_load' <Predicate = (!icmp_ln258)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr" [Crypto.cpp:261]   --->   Operation 35 'load' 'DataRAM_8_load' <Predicate = (!icmp_ln258)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr" [Crypto.cpp:261]   --->   Operation 36 'load' 'DataRAM_11_load' <Predicate = (!icmp_ln258)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (1.86ns)   --->   "%switch_ln263 = switch i2 %RAMSel_cast_read, void %arrayidx5333.2.case.3, i2 0, void %arrayidx5333.2.case.0, i2 1, void %arrayidx5333.2.case.1, i2 2, void %arrayidx5333.2.case.2" [Crypto.cpp:263]   --->   Operation 37 'switch' 'switch_ln263' <Predicate = (!icmp_ln258)> <Delay = 1.86>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln258 = store i13 %add_ln258, i13 %j" [Crypto.cpp:258]   --->   Operation 38 'store' 'store_ln258' <Predicate = (!icmp_ln258)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln258 = br void %for.inc540.2" [Crypto.cpp:258]   --->   Operation 39 'br' 'br_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr" [Crypto.cpp:261]   --->   Operation 40 'load' 'DataRAM_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr" [Crypto.cpp:261]   --->   Operation 41 'load' 'DataRAM_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr" [Crypto.cpp:261]   --->   Operation 42 'load' 'DataRAM_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr" [Crypto.cpp:261]   --->   Operation 43 'load' 'DataRAM_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%MulInvInput = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read" [Crypto.cpp:261]   --->   Operation 44 'mux' 'MulInvInput' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 45 [14/14] (1.05ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 45 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.65>
ST_4 : Operation 46 [13/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 46 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.65>
ST_5 : Operation 47 [12/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 47 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 48 [11/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 48 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 49 [10/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 49 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 50 [9/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 50 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.65>
ST_9 : Operation 51 [8/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 51 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.65>
ST_10 : Operation 52 [7/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 52 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 53 [6/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 53 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.65>
ST_12 : Operation 54 [5/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 54 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.65>
ST_13 : Operation 55 [4/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 55 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.65>
ST_14 : Operation 56 [3/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 56 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.65>
ST_15 : Operation 57 [2/14] (5.65ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 57 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.21>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [Crypto.cpp:259]   --->   Operation 58 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln260 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:260]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln260' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Crypto.cpp:258]   --->   Operation 60 'specloopname' 'specloopname_ln258' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/14] (4.21ns)   --->   "%MulInvRes = call i32 @MUL_MOD, i32 %MulInvInput, i32 1073610721, i2 2" [Crypto.cpp:262]   --->   Operation 61 'call' 'MulInvRes' <Predicate = (!icmp_ln258)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln258)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln263 = store i32 %MulInvRes, i12 %DataRAM_8_addr" [Crypto.cpp:263]   --->   Operation 62 'store' 'store_ln263' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln263 = br void %arrayidx5333.2.exit" [Crypto.cpp:263]   --->   Operation 63 'br' 'br_ln263' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln263 = store i32 %MulInvRes, i12 %DataRAM_5_addr" [Crypto.cpp:263]   --->   Operation 64 'store' 'store_ln263' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln263 = br void %arrayidx5333.2.exit" [Crypto.cpp:263]   --->   Operation 65 'br' 'br_ln263' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln263 = store i32 %MulInvRes, i12 %DataRAM_2_addr" [Crypto.cpp:263]   --->   Operation 66 'store' 'store_ln263' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln263 = br void %arrayidx5333.2.exit" [Crypto.cpp:263]   --->   Operation 67 'br' 'br_ln263' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln263 = store i32 %MulInvRes, i12 %DataRAM_11_addr" [Crypto.cpp:263]   --->   Operation 68 'store' 'store_ln263' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln263 = br void %arrayidx5333.2.exit" [Crypto.cpp:263]   --->   Operation 69 'br' 'br_ln263' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ DataRAM_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 010000000000000000]
RAMSel_cast_read        (read             ) [ 011111111111111111]
store_ln0               (store            ) [ 000000000000000000]
br_ln0                  (br               ) [ 000000000000000000]
j_18                    (load             ) [ 000000000000000000]
icmp_ln258              (icmp             ) [ 011111111111111110]
add_ln258               (add              ) [ 000000000000000000]
br_ln258                (br               ) [ 000000000000000000]
zext_ln258              (zext             ) [ 000000000000000000]
DataRAM_2_addr          (getelementptr    ) [ 011111111111111111]
DataRAM_5_addr          (getelementptr    ) [ 011111111111111111]
DataRAM_8_addr          (getelementptr    ) [ 011111111111111111]
DataRAM_11_addr         (getelementptr    ) [ 011111111111111111]
switch_ln263            (switch           ) [ 000000000000000000]
store_ln258             (store            ) [ 000000000000000000]
br_ln258                (br               ) [ 000000000000000000]
DataRAM_2_load          (load             ) [ 000000000000000000]
DataRAM_5_load          (load             ) [ 000000000000000000]
DataRAM_8_load          (load             ) [ 000000000000000000]
DataRAM_11_load         (load             ) [ 000000000000000000]
MulInvInput             (mux              ) [ 010111111111111110]
specpipeline_ln259      (specpipeline     ) [ 000000000000000000]
speclooptripcount_ln260 (speclooptripcount) [ 000000000000000000]
specloopname_ln258      (specloopname     ) [ 000000000000000000]
MulInvRes               (call             ) [ 010000000000000001]
store_ln263             (store            ) [ 000000000000000000]
br_ln263                (br               ) [ 000000000000000000]
store_ln263             (store            ) [ 000000000000000000]
br_ln263                (br               ) [ 000000000000000000]
store_ln263             (store            ) [ 000000000000000000]
br_ln263                (br               ) [ 000000000000000000]
store_ln263             (store            ) [ 000000000000000000]
br_ln263                (br               ) [ 000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="RAMSel_cast_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="2" slack="0"/>
<pin id="56" dir="0" index="1" bw="2" slack="0"/>
<pin id="57" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="DataRAM_2_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="13" slack="0"/>
<pin id="64" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="DataRAM_5_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="13" slack="0"/>
<pin id="71" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="DataRAM_8_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="13" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="DataRAM_11_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="13" slack="0"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="16"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="94" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_2_load/1 store_ln263/17 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="16"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="0" slack="0"/>
<pin id="103" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="104" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_5_load/1 store_ln263/17 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="16"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_8_load/1 store_ln263/17 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="16"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_11_load/1 store_ln263/17 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_MUL_MOD_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="0" index="2" bw="31" slack="0"/>
<pin id="132" dir="0" index="3" bw="2" slack="0"/>
<pin id="133" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="MulInvRes/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="13" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_18_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_18/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln258_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="13" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln258_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln258/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln258_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln258_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="0" index="1" bw="13" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="MulInvInput_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="32" slack="0"/>
<pin id="175" dir="0" index="4" bw="32" slack="0"/>
<pin id="176" dir="0" index="5" bw="2" slack="1"/>
<pin id="177" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="MulInvInput/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="190" class="1005" name="RAMSel_cast_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln258_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln258 "/>
</bind>
</comp>

<comp id="199" class="1005" name="DataRAM_2_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="1"/>
<pin id="201" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="DataRAM_5_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="1"/>
<pin id="207" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="DataRAM_8_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="1"/>
<pin id="213" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="DataRAM_11_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="MulInvInput_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MulInvInput "/>
</bind>
</comp>

<comp id="228" class="1005" name="MulInvRes_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MulInvRes "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="60" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="107"><net_src comp="67" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="117"><net_src comp="74" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="127"><net_src comp="81" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="169"><net_src comp="151" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="88" pin="7"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="98" pin="7"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="108" pin="7"/><net_sink comp="170" pin=3"/></net>

<net id="182"><net_src comp="118" pin="7"/><net_sink comp="170" pin=4"/></net>

<net id="186"><net_src comp="50" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="193"><net_src comp="54" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="198"><net_src comp="145" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="60" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="208"><net_src comp="67" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="214"><net_src comp="74" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="220"><net_src comp="81" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="226"><net_src comp="170" pin="6"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="231"><net_src comp="128" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_11 | {17 }
	Port: DataRAM_8 | {17 }
	Port: DataRAM_5 | {17 }
	Port: DataRAM_2 | {17 }
 - Input state : 
	Port: Crypto_Pipeline_MUL_INV_LOOP22 : DataRAM_11 | {1 2 }
	Port: Crypto_Pipeline_MUL_INV_LOOP22 : DataRAM_8 | {1 2 }
	Port: Crypto_Pipeline_MUL_INV_LOOP22 : DataRAM_5 | {1 2 }
	Port: Crypto_Pipeline_MUL_INV_LOOP22 : DataRAM_2 | {1 2 }
	Port: Crypto_Pipeline_MUL_INV_LOOP22 : RAMSel_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_18 : 1
		icmp_ln258 : 2
		add_ln258 : 2
		br_ln258 : 3
		zext_ln258 : 2
		DataRAM_2_addr : 3
		DataRAM_5_addr : 3
		DataRAM_8_addr : 3
		DataRAM_11_addr : 3
		DataRAM_2_load : 4
		DataRAM_5_load : 4
		DataRAM_8_load : 4
		DataRAM_11_load : 4
		store_ln258 : 3
	State 2
		MulInvInput : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_MUL_MOD_fu_128     |    12   |  6.5906 |   919   |   743   |
|----------|-----------------------------|---------|---------|---------|---------|
|    mux   |      MulInvInput_fu_170     |    0    |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln258_fu_145      |    0    |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|---------|
|    add   |       add_ln258_fu_151      |    0    |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   | RAMSel_cast_read_read_fu_54 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   zext   |      zext_ln258_fu_157      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    12   |  6.5906 |   919   |   791   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| DataRAM_11_addr_reg_217|   12   |
| DataRAM_2_addr_reg_199 |   12   |
| DataRAM_5_addr_reg_205 |   12   |
| DataRAM_8_addr_reg_211 |   12   |
|   MulInvInput_reg_223  |   32   |
|    MulInvRes_reg_228   |   32   |
|RAMSel_cast_read_reg_190|    2   |
|   icmp_ln258_reg_195   |    1   |
|        j_reg_183       |   13   |
+------------------------+--------+
|          Total         |   128  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_98 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    6   |   919  |   791  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   12   |  1047  |   827  |
+-----------+--------+--------+--------+--------+
