           
           Efinix FPGA Placement and Routing.
           Version: 2024.2.294 
           Compiled: Nov 14 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F324" ...
           
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.dbg.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
WARNING  : Input/inout port jtag_inst1_DRCK is unconnected and will be removed. [VDB-8003]
WARNING  : Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. [VDB-8003]
WARNING  : Input/inout port jtag_inst1_TMS is unconnected and will be removed. [VDB-8003]
INFO     : Found 3 warnings in the post-synthesis netlist.
INFO     : VDB Netlist Checker took 0.0088955 seconds.
INFO     : 	VDB Netlist Checker took 0.02 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 200.828 MB, end = 225.44 MB, delta = 24.612 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 121.412 MB, end = 121.872 MB, delta = 0.46 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 289.3 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.interface.csv"
INFO     : Successfully read core interface constraints file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : logical_block #4(jtag_inst1_DRCK) has no fanout.
INFO     : Removing input.
INFO     : logical_block #6(jtag_inst1_RUNTEST) has no fanout.
INFO     : Removing input.
INFO     : logical_block #11(jtag_inst1_TMS) has no fanout.
INFO     : Removing input.
INFO     : Pass 0: Swept away 3 blocks with no fanout.
INFO     : Pass 1: Swept away 0 nets with no fanout.
INFO     : Pass 1: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 3 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Sweept away 3 nodes
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.dbg.vdb".
INFO     : Netlist pre-processing took 0.0392465 seconds.
INFO     : 	Netlist pre-processing took 0.04 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 200.828 MB, end = 225.44 MB, delta = 24.612 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 120.86 MB, end = 122 MB, delta = 1.14 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 289.3 MB
           ***** Ending stage netlist pre-processing *****
           
           ***** Beginning stage pre-packing ... *****
           ***** Ending stage pre-packing *****
           
           ***** Beginning stage packing ... *****
INFO     : Generate proto netlist for file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.net_proto" took 0.00196 seconds
INFO     : Creating IO constraints file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.io_place'
INFO     : Packing took 0.228107 seconds.
INFO     : 	Packing took 0.02 seconds (approximately) in total CPU time.
INFO     : Packing virtual memory usage: begin = 225.44 MB, end = 225.44 MB, delta = 0 MB
INFO     : Packing resident set memory usage: begin = 122.532 MB, end = 122.944 MB, delta = 0.412 MB
INFO     : 	Packing peak resident set memory usage = 289.3 MB
           ***** Ending stage packing *****
           
INFO     : Read proto netlist file /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.net_proto
INFO     : Read proto netlist for file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.net_proto" took 0.000554 seconds
INFO     : Setup net and block data structure took 0.040579 seconds
           ***** Beginning stage packed netlist loading ... *****
INFO     : Read proto netlist file /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.net_proto
INFO     : Read proto netlist for file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.net_proto" took 0.000669 seconds
INFO     : Setup net and block data structure took 0.033198 seconds
INFO     : Packed netlist loading took 0.0345721 seconds.
INFO     : 	Packed netlist loading took 0.03 seconds (approximately) in total CPU time.
INFO     : Packed netlist loading virtual memory usage: begin = 225.44 MB, end = 225.44 MB, delta = 0 MB
INFO     : Packed netlist loading resident set memory usage: begin = 123.256 MB, end = 123.256 MB, delta = 0 MB
INFO     : 	Packed netlist loading peak resident set memory usage = 289.3 MB
           ***** Ending stage packed netlist loading *****
           
           ***** Beginning stage pre-placement ... *****
           
           ***** Ending stage pre-placement *****
           
WARNING  : [SDC /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/adder_cons.sdc:2] No clock groups specified, please type 'set_clock_groups -help' for usage info
WARNING  : [SDC /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/adder_cons.sdc:2] Unable to run 'set_clock_groups' constraint due to warnings found
INFO     : SDC file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/adder_cons.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.
           ***** Beginning stage initial placement ... *****
INFO     : Reading core interface constraints file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.interface.csv"
INFO     : Successfully read core interface constraints file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.interface.csv"
INFO     : Writing IO placement constraints to "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.interface.io"
INFO     : Reading placement constraints from '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.interface.io'.
INFO     : Reading placement constraints from '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.io_place'.
WARNING  : Clock source jtag_inst1_TCK does not use a dedicated clock pad, so extra clock insertion delay is added
WARNING  : Clock input pad, clk, of net, clk, drives both clock buffer and logic. Expect extra clock skew.
INFO     : The driver, jtag_inst1_RESET, of control net, jtag_inst1_RESET, should be placed at a dedicated control pad location.
           ***** Ending stage initial placement *****
           
           ***** Beginning stage placement ... *****
INFO     : Create /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings_after_qp.qdelay
INFO     : QPLACER STATIC DB USAGE DISABLED
INFO     : Starting Global Placer with 6 threads ...
            ----------     -------  --------------     -------
             Iteration       WHPWL Worst Slack (ps) Convergence
            ----------     -------  --------------     -------
INFO     :           1    37729380           15402         5.2%
INFO     :           2    42097728           15428         6.9%
INFO     :           3    36756728           15124         8.9%
INFO     :           4    36111052           15076        10.3%
INFO     :           5    12986943           15032        12.3%
INFO     :           6     6338543           15109        17.1%
INFO     :           7     3487965           14340        27.8%
INFO     :           8     2854898           14151        44.2%
INFO     :           9     2657104           12972        48.2%
INFO     :          10     2407820           13395        53.9%
INFO     :          11     2364888           13147        55.3%
INFO     :          12     2357136           13138        56.0%
INFO     :          13     2339371           12561        58.3%
INFO     :          14     2341383           12855        58.3%
INFO     :          15     2301571           13325        60.4%
INFO     :          16     2258727           13161        61.6%
INFO     :          17     2212780           11745        63.8%
INFO     :          18     2210685           12932        64.4%
INFO     :          19     2182586           12744        65.7%
INFO     :          20     2145934           11948        67.0%
INFO     :          21     2132231           12047        68.4%
INFO     :          22     2125262           11892        69.4%
INFO     :          23     2117056           12022        70.7%
INFO     :          24     2106281           13118        71.5%
INFO     :          25     2099109           12972        73.2%
INFO     :          26     2097472           12161        73.9%
INFO     :          27     2107993           12527        74.9%
INFO     :          28     2058097           12446        77.0%
INFO     :          29     2056252           11941        77.9%
INFO     :          30     2062461           12486        78.5%
INFO     :          31     2042047           12389        79.0%
INFO     :          32     2012570           12452        80.1%
INFO     :          33     2011560           12426        80.1%
INFO     :          34     2007567           12194        81.9%
INFO     :          35     2012229           12195        81.9%
INFO     :          36     1994216           11769        82.7%
INFO     :          37     1990854           11535        83.4%
INFO     :          38     1980242           11776        84.3%
INFO     :          39     1986834           11688        85.4%
INFO     :          40     1970238           11319        86.4%
INFO     :          41     1985422           11213        87.6%
INFO     :          42     1973180           10720        88.2%
INFO     :          43     1992681           10780        88.8%
INFO     :          44     1991973           11037        89.3%
INFO     :          45     1993590           11037        90.3%
INFO     :          46     2007370           11533        90.7%
INFO     :          47     2010043           11420        91.5%
INFO     :          48     2009440           10687        92.6%
INFO     :          49     2029525           10906        92.6%
INFO     :          50     2017810           11213        93.5%
INFO     :          51     2011985           11498        93.6%
INFO     :          52     2026758           11585        94.3%
INFO     :          53     1982448           10946        94.3%
INFO     :          54     1988954           10720        95.8%
INFO     :          55     1992641           11375        97.0%
INFO     :          56     2004773           11151        97.2%
INFO     :          57     2004191           11420        97.8%
INFO     :          58     2009795           11324        97.8%
INFO     :          59     2013410           10846        98.1%
INFO     : Starting Annealer
            ----------     -------  --------------     -------
             Iteration       WHPWL  Delay Max (ps)     R Limit
            ----------     -------  --------------     -------
INFO     :           0       28292            8484        30.0
INFO     :           1       20298           10112        29.5
INFO     :           2       16087            9897        29.1
INFO     :           3       14533            9875        28.2
INFO     :           4       13843            9282        27.4
INFO     :           5       13013            9515        26.2
INFO     :           6       12695            9988        25.2
INFO     :           7       12696            9606        23.9
INFO     :           8       12569            9007        22.8
INFO     :           9       12048            8901        21.5
INFO     :          10       11912           10673        20.3
INFO     :          11       11614            9261        19.1
INFO     :          12       11506            8755        17.9
INFO     :          13       11405            9268        16.7
INFO     :          14       11205            8574        15.5
INFO     :          15       11148            9232        14.4
INFO     :          16       11048            8807        13.4
INFO     :          17       10974            8685        12.4
INFO     :          18       10829            8850        11.5
INFO     :          19       10797            8832        10.6
INFO     :          20       10731            9667         9.7
INFO     :          21       10659            9749         9.0
INFO     :          22       10695            8950         8.2
INFO     :          23       10600            9308         7.6
INFO     :          24       10449            9139         6.9
INFO     :          25       10403            8661         6.4
INFO     :          26       10427            8464         5.8
INFO     :          27       10385            8296         5.3
INFO     :          28       10310            8076         4.9
INFO     :          29       10235            8382         4.5
INFO     :          30       10117            8433         4.1
INFO     :          31       10075            8325         3.7
INFO     :          32       10106            7708         3.4
INFO     : Counted delay computer calls: 0
Generate /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings_after_qp.qdelay
INFO     : Placement successful: 2156 cells are placed
INFO     : Peak congestion smeared over 1/4 of the chip is 0.127655 at 0,0
INFO     : Congestion-weighted HPWL per net: 429.354
INFO     : Post-placement cluster-level checks is successful
INFO     : Checks is successful
INFO     : Reading placement constraints from '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.qplace'.
INFO     : Finished Realigning Types (360 blocks needed type change)
INFO     : Completed placement consistency check successfully.
INFO     : Successfully created FPGA place file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.place'
INFO     : Placement took 7.68639 seconds.
INFO     : 	Placement took 11.22 seconds (approximately) in total CPU time.
INFO     : Placement virtual memory usage: begin = 225.44 MB, end = 673.712 MB, delta = 448.272 MB
INFO     : Placement resident set memory usage: begin = 124.372 MB, end = 214.928 MB, delta = 90.556 MB
INFO     : 	Placement peak resident set memory usage = 542.932 MB
           ***** Ending stage placement *****
           
