<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4545" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4545{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4545{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4545{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4545{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t5_4545{left:425px;bottom:998px;letter-spacing:-0.12px;}
#t6_4545{left:190px;bottom:973px;letter-spacing:-0.18px;}
#t7_4545{left:425px;bottom:973px;letter-spacing:-0.12px;}
#t8_4545{left:190px;bottom:949px;letter-spacing:-0.17px;}
#t9_4545{left:425px;bottom:949px;letter-spacing:-0.12px;}
#ta_4545{left:690px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4545{left:190px;bottom:924px;letter-spacing:-0.14px;}
#tc_4545{left:425px;bottom:924px;letter-spacing:-0.14px;}
#td_4545{left:79px;bottom:900px;letter-spacing:-0.16px;}
#te_4545{left:141px;bottom:900px;letter-spacing:-0.18px;}
#tf_4545{left:190px;bottom:900px;letter-spacing:-0.14px;}
#tg_4545{left:425px;bottom:900px;letter-spacing:-0.12px;}
#th_4545{left:425px;bottom:878px;letter-spacing:-0.12px;word-spacing:-1.14px;}
#ti_4545{left:425px;bottom:862px;letter-spacing:-0.11px;}
#tj_4545{left:425px;bottom:840px;letter-spacing:-0.11px;}
#tk_4545{left:599px;bottom:847px;}
#tl_4545{left:613px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_4545{left:425px;bottom:823px;letter-spacing:-0.12px;}
#tn_4545{left:425px;bottom:807px;letter-spacing:-0.11px;}
#to_4545{left:690px;bottom:900px;letter-spacing:-0.03px;}
#tp_4545{left:690px;bottom:883px;letter-spacing:-0.12px;}
#tq_4545{left:690px;bottom:866px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_4545{left:79px;bottom:782px;letter-spacing:-0.16px;}
#ts_4545{left:141px;bottom:782px;letter-spacing:-0.18px;}
#tt_4545{left:190px;bottom:782px;letter-spacing:-0.14px;}
#tu_4545{left:425px;bottom:782px;letter-spacing:-0.12px;}
#tv_4545{left:425px;bottom:761px;letter-spacing:-0.12px;}
#tw_4545{left:425px;bottom:744px;letter-spacing:-0.11px;}
#tx_4545{left:425px;bottom:723px;letter-spacing:-0.11px;}
#ty_4545{left:599px;bottom:729px;}
#tz_4545{left:613px;bottom:723px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t10_4545{left:425px;bottom:706px;letter-spacing:-0.12px;}
#t11_4545{left:425px;bottom:689px;letter-spacing:-0.12px;}
#t12_4545{left:690px;bottom:782px;letter-spacing:-0.03px;}
#t13_4545{left:690px;bottom:765px;letter-spacing:-0.12px;}
#t14_4545{left:690px;bottom:749px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_4545{left:79px;bottom:664px;letter-spacing:-0.18px;}
#t16_4545{left:141px;bottom:664px;letter-spacing:-0.18px;}
#t17_4545{left:190px;bottom:664px;letter-spacing:-0.14px;}
#t18_4545{left:190px;bottom:643px;letter-spacing:-0.14px;}
#t19_4545{left:425px;bottom:664px;letter-spacing:-0.11px;}
#t1a_4545{left:690px;bottom:664px;letter-spacing:-0.15px;}
#t1b_4545{left:190px;bottom:619px;}
#t1c_4545{left:425px;bottom:619px;letter-spacing:-0.11px;}
#t1d_4545{left:425px;bottom:602px;letter-spacing:-0.11px;}
#t1e_4545{left:425px;bottom:585px;letter-spacing:-0.12px;}
#t1f_4545{left:425px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4545{left:690px;bottom:619px;letter-spacing:-0.14px;}
#t1h_4545{left:190px;bottom:544px;}
#t1i_4545{left:425px;bottom:544px;letter-spacing:-0.11px;}
#t1j_4545{left:425px;bottom:527px;letter-spacing:-0.1px;word-spacing:-1px;}
#t1k_4545{left:425px;bottom:510px;letter-spacing:-0.11px;}
#t1l_4545{left:425px;bottom:493px;letter-spacing:-0.1px;}
#t1m_4545{left:690px;bottom:544px;letter-spacing:-0.14px;}
#t1n_4545{left:190px;bottom:469px;}
#t1o_4545{left:425px;bottom:469px;letter-spacing:-0.11px;}
#t1p_4545{left:425px;bottom:452px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t1q_4545{left:585px;bottom:459px;}
#t1r_4545{left:599px;bottom:452px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1s_4545{left:425px;bottom:435px;letter-spacing:-0.11px;}
#t1t_4545{left:425px;bottom:419px;letter-spacing:-0.12px;}
#t1u_4545{left:690px;bottom:469px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4545{left:690px;bottom:452px;letter-spacing:-0.12px;}
#t1w_4545{left:190px;bottom:394px;letter-spacing:-0.11px;}
#t1x_4545{left:425px;bottom:394px;letter-spacing:-0.14px;}
#t1y_4545{left:190px;bottom:370px;}
#t1z_4545{left:425px;bottom:370px;letter-spacing:-0.11px;}
#t20_4545{left:425px;bottom:353px;letter-spacing:-0.12px;}
#t21_4545{left:690px;bottom:370px;letter-spacing:-0.14px;}
#t22_4545{left:190px;bottom:328px;}
#t23_4545{left:425px;bottom:328px;letter-spacing:-0.11px;}
#t24_4545{left:425px;bottom:312px;letter-spacing:-0.12px;}
#t25_4545{left:425px;bottom:295px;letter-spacing:-0.11px;}
#t26_4545{left:690px;bottom:328px;letter-spacing:-0.14px;}
#t27_4545{left:190px;bottom:270px;}
#t28_4545{left:425px;bottom:270px;letter-spacing:-0.11px;}
#t29_4545{left:425px;bottom:254px;letter-spacing:-0.1px;word-spacing:-0.25px;}
#t2a_4545{left:425px;bottom:237px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t2b_4545{left:425px;bottom:220px;letter-spacing:-0.11px;}
#t2c_4545{left:690px;bottom:270px;letter-spacing:-0.14px;}
#t2d_4545{left:190px;bottom:195px;}
#t2e_4545{left:425px;bottom:195px;letter-spacing:-0.07px;}
#t2f_4545{left:443px;bottom:195px;letter-spacing:-0.12px;}
#t2g_4545{left:443px;bottom:179px;letter-spacing:-0.11px;}
#t2h_4545{left:690px;bottom:195px;letter-spacing:-0.14px;}
#t2i_4545{left:190px;bottom:154px;letter-spacing:-0.21px;}
#t2j_4545{left:425px;bottom:154px;letter-spacing:-0.12px;}
#t2k_4545{left:425px;bottom:137px;letter-spacing:-0.1px;}
#t2l_4545{left:690px;bottom:154px;letter-spacing:-0.14px;}
#t2m_4545{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2n_4545{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2o_4545{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2p_4545{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_4545{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2r_4545{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2s_4545{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2t_4545{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2u_4545{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2v_4545{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4545{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4545{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4545{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4545{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4545{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4545{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4545" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4545Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4545" style="-webkit-user-select: none;"><object width="935" height="1210" data="4545/4545.svg" type="image/svg+xml" id="pdf4545" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4545" class="t s1_4545">Vol. 4 </span><span id="t2_4545" class="t s1_4545">2-23 </span>
<span id="t3_4545" class="t s2_4545">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4545" class="t s3_4545">23 </span><span id="t5_4545" class="t s3_4545">Pkg Threshold #2 Interrupt Enable </span>
<span id="t6_4545" class="t s3_4545">24 </span><span id="t7_4545" class="t s3_4545">Pkg Power Limit Notification Enable </span>
<span id="t8_4545" class="t s3_4545">25 </span><span id="t9_4545" class="t s3_4545">Hardware Feedback Interrupt Enable </span><span id="ta_4545" class="t s3_4545">If CPUID.06H:EAX.[19] = 1 </span>
<span id="tb_4545" class="t s3_4545">63:26 </span><span id="tc_4545" class="t s3_4545">Reserved </span>
<span id="td_4545" class="t s3_4545">1C4H </span><span id="te_4545" class="t s3_4545">452 </span><span id="tf_4545" class="t s3_4545">IA32_XFD </span><span id="tg_4545" class="t s3_4545">Extended Feature Disable Control (R/W) </span>
<span id="th_4545" class="t s3_4545">Controls which XSAVE-enabled features are </span>
<span id="ti_4545" class="t s3_4545">temporarily disabled. </span>
<span id="tj_4545" class="t s3_4545">See Section 13.14 of the Intel </span>
<span id="tk_4545" class="t s4_4545">® </span>
<span id="tl_4545" class="t s3_4545">64 and </span>
<span id="tm_4545" class="t s3_4545">IA-32 Architectures Software Developer’s </span>
<span id="tn_4545" class="t s3_4545">Manual, Volume 1. </span>
<span id="to_4545" class="t s3_4545">If </span>
<span id="tp_4545" class="t s3_4545">CPUID.(EAX=0DH,ECX=1): </span>
<span id="tq_4545" class="t s3_4545">EAX[4] = 1 </span>
<span id="tr_4545" class="t s3_4545">1C5H </span><span id="ts_4545" class="t s3_4545">453 </span><span id="tt_4545" class="t s3_4545">IA32_XFD_ERR </span><span id="tu_4545" class="t s3_4545">Extended Feature Disable Error Code (R/W) </span>
<span id="tv_4545" class="t s3_4545">Reports which XSAVE-enabled features </span>
<span id="tw_4545" class="t s3_4545">caused a fault due to being disabled. </span>
<span id="tx_4545" class="t s3_4545">See Section 13.14 of the Intel </span>
<span id="ty_4545" class="t s4_4545">® </span>
<span id="tz_4545" class="t s3_4545">64 and </span>
<span id="t10_4545" class="t s3_4545">IA-32 Architectures Software Developer’s </span>
<span id="t11_4545" class="t s3_4545">Manual, Volume 1. </span>
<span id="t12_4545" class="t s3_4545">If </span>
<span id="t13_4545" class="t s3_4545">CPUID.(EAX=0DH,ECX=1): </span>
<span id="t14_4545" class="t s3_4545">EAX[4] = 1 </span>
<span id="t15_4545" class="t s3_4545">1D9H </span><span id="t16_4545" class="t s3_4545">473 </span><span id="t17_4545" class="t s3_4545">IA32_DEBUGCTL </span>
<span id="t18_4545" class="t s3_4545">(MSR_DEBUGCTLA, MSR_DEBUGCTLB) </span>
<span id="t19_4545" class="t s3_4545">Trace/Profile Resource Control (R/W) </span><span id="t1a_4545" class="t s3_4545">06_0EH </span>
<span id="t1b_4545" class="t s3_4545">0 </span><span id="t1c_4545" class="t s3_4545">LBR: Setting this bit to 1 enables the </span>
<span id="t1d_4545" class="t s3_4545">processor to record a running trace of the </span>
<span id="t1e_4545" class="t s3_4545">most recent branches taken by the </span>
<span id="t1f_4545" class="t s3_4545">processor in the LBR stack. </span>
<span id="t1g_4545" class="t s3_4545">06_01H </span>
<span id="t1h_4545" class="t s3_4545">1 </span><span id="t1i_4545" class="t s3_4545">BTF: Setting this bit to 1 enables the </span>
<span id="t1j_4545" class="t s3_4545">processor to treat EFLAGS.TF as single-step </span>
<span id="t1k_4545" class="t s3_4545">on branches instead of single-step on </span>
<span id="t1l_4545" class="t s3_4545">instructions. </span>
<span id="t1m_4545" class="t s3_4545">06_01H </span>
<span id="t1n_4545" class="t s3_4545">2 </span><span id="t1o_4545" class="t s3_4545">BLD: Enable OS bus-lock detection. See </span>
<span id="t1p_4545" class="t s3_4545">Section 18.3.1.6 of the Intel </span>
<span id="t1q_4545" class="t s4_4545">® </span>
<span id="t1r_4545" class="t s3_4545">64 and IA-32 </span>
<span id="t1s_4545" class="t s3_4545">Architectures Software Developer’s </span>
<span id="t1t_4545" class="t s3_4545">Manual, Volume 3B. </span>
<span id="t1u_4545" class="t s3_4545">If (CPUID.(EAX=07H, </span>
<span id="t1v_4545" class="t s3_4545">ECX=0):ECX[24] = 1) </span>
<span id="t1w_4545" class="t s3_4545">5:3 </span><span id="t1x_4545" class="t s3_4545">Reserved </span>
<span id="t1y_4545" class="t s3_4545">6 </span><span id="t1z_4545" class="t s3_4545">TR: Setting this bit to 1 enables branch </span>
<span id="t20_4545" class="t s3_4545">trace messages to be sent. </span>
<span id="t21_4545" class="t s3_4545">06_0EH </span>
<span id="t22_4545" class="t s3_4545">7 </span><span id="t23_4545" class="t s3_4545">BTS: Setting this bit enables branch trace </span>
<span id="t24_4545" class="t s3_4545">messages (BTMs) to be logged in a BTS </span>
<span id="t25_4545" class="t s3_4545">buffer. </span>
<span id="t26_4545" class="t s3_4545">06_0EH </span>
<span id="t27_4545" class="t s3_4545">8 </span><span id="t28_4545" class="t s3_4545">BTINT: When clear, BTMs are logged in a </span>
<span id="t29_4545" class="t s3_4545">BTS buffer in circular fashion. When this bit </span>
<span id="t2a_4545" class="t s3_4545">is set, an interrupt is generated by the BTS </span>
<span id="t2b_4545" class="t s3_4545">facility when the BTS buffer is full. </span>
<span id="t2c_4545" class="t s3_4545">06_0EH </span>
<span id="t2d_4545" class="t s3_4545">9 </span><span id="t2e_4545" class="t s3_4545">1: </span><span id="t2f_4545" class="t s3_4545">BTS_OFF_OS: When set, BTS or BTM is </span>
<span id="t2g_4545" class="t s3_4545">skipped if CPL = 0. </span>
<span id="t2h_4545" class="t s3_4545">06_0FH </span>
<span id="t2i_4545" class="t s3_4545">10 </span><span id="t2j_4545" class="t s3_4545">BTS_OFF_USR: When set, BTS or BTM is </span>
<span id="t2k_4545" class="t s3_4545">skipped if CPL &gt; 0. </span>
<span id="t2l_4545" class="t s3_4545">06_0FH </span>
<span id="t2m_4545" class="t s5_4545">Table 2-2. </span><span id="t2n_4545" class="t s5_4545">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2o_4545" class="t s6_4545">Register </span>
<span id="t2p_4545" class="t s6_4545">Address </span>
<span id="t2q_4545" class="t s6_4545">Architectural MSR Name / Bit Fields </span>
<span id="t2r_4545" class="t s6_4545">(Former MSR Name) </span><span id="t2s_4545" class="t s6_4545">MSR/Bit Description </span><span id="t2t_4545" class="t s6_4545">Comment </span>
<span id="t2u_4545" class="t s6_4545">Hex </span><span id="t2v_4545" class="t s6_4545">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
