// Seed: 1501057549
module module_0 ();
  reg id_2;
  assign module_1.id_14 = 0;
  always @(posedge id_1) id_2 = #1 1;
  id_3(
      .id_0(id_1), .id_1(!id_2)
  );
  if (1) begin : LABEL_0
    wire id_4;
  end
  assign id_2 = id_1;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    output wire id_10,
    input tri id_11,
    output supply0 id_12,
    output tri id_13,
    input tri1 id_14,
    input wire id_15,
    output wor id_16,
    input supply0 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input wor id_20,
    output tri1 id_21,
    input tri1 id_22,
    input wand id_23
);
  wire id_25;
  id_26(
      .id_0(1 | 1 & id_3),
      .id_1(""),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1'b0),
      .id_5(id_15),
      .id_6(id_11),
      .id_7(id_0),
      .id_8(1),
      .id_9(1)
  ); id_27(
      .id_0(~id_3), .id_1(id_12)
  );
  assign id_13 = id_5;
  tri0 id_28 = 1'b0;
  logic [7:0] id_29;
  wire id_30;
  always @(1 ** 1'b0 or id_19 - 1) id_29[1+:1-1] <= 1;
  module_0 modCall_1 ();
endmodule
