Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 20:25:09 2020
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.320  -113131.133                  76320               142836        0.011        0.000                      0               142836        1.083        0.000                       0                 52635  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.333}        4.666           214.316         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.320  -113035.516                  76156               142296        0.011        0.000                      0               142296        1.083        0.000                       0                 52635  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -1.829      -95.620                    164                  540        0.465        0.000                      0                  540  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        76156  Failing Endpoints,  Worst Slack       -4.320ns,  Total Violation  -113035.516ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/KSA_input_X_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 1.799ns (21.156%)  route 6.704ns (78.844%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.389 - 4.666 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.881     3.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/clk
    SLICE_X109Y44        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/KSA_input_X_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     3.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/KSA_input_X_reg[79]/Q
                         net (fo=11, routed)          0.989     4.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/KSA_input_X_reg_n_0_[79]
    SLICE_X109Y49        LUT4 (Prop_lut4_I2_O)        0.296     4.879 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/i___2_i_30/O
                         net (fo=7, routed)           0.882     5.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/i___2_i_30_n_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I0_O)        0.124     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg[236]_i_15/O
                         net (fo=2, routed)           1.197     7.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg[236]_i_15_n_0
    SLICE_X105Y52        LUT2 (Prop_lut2_I0_O)        0.152     7.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg[236]_i_8/O
                         net (fo=4, routed)           0.782     8.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg[236]_i_8_n_0
    SLICE_X100Y53        LUT3 (Prop_lut3_I2_O)        0.332     8.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/i___17_i_2/O
                         net (fo=2, routed)           0.676     9.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/i___17_i_2_n_0
    SLICE_X100Y54        LUT3 (Prop_lut3_I1_O)        0.148     9.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/i___17_i_1/O
                         net (fo=3, routed)           1.237    10.410    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/i___17_i_1_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.328    10.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg[156]_i_1/O
                         net (fo=2, routed)           0.941    11.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/KSA_output[156]
    SLICE_X89Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.544     7.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/clk
    SLICE_X89Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg_reg[156]/C
                         clock pessimism              0.115     7.504    
                         clock uncertainty           -0.078     7.425    
    SLICE_X89Y60         FDRE (Setup_fdre_C_D)       -0.067     7.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/C_reg_reg[156]
  -------------------------------------------------------------------
                         required time                          7.358    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.251ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_Y_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 1.360ns (16.490%)  route 6.887ns (83.510%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 7.453 - 4.666 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.977     3.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X97Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_Y_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.419     3.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_Y_reg[99]/Q
                         net (fo=11, routed)          0.965     4.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_Y_reg_n_0_[99]
    SLICE_X98Y98         LUT4 (Prop_lut4_I3_O)        0.296     4.951 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/i___0_i_23/O
                         net (fo=7, routed)           1.193     6.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/i___0_i_23_n_0
    SLICE_X95Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[254]_i_31/O
                         net (fo=2, routed)           0.856     7.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[254]_i_31_n_0
    SLICE_X93Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.249 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[254]_i_9/O
                         net (fo=5, routed)           1.124     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[254]_i_9_n_0
    SLICE_X93Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[238]_i_9/O
                         net (fo=2, routed)           0.778     9.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[238]_i_9_n_0
    SLICE_X90Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[238]_i_3__0/O
                         net (fo=3, routed)           1.052    10.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[238]_i_3__0_n_0
    SLICE_X93Y94         LUT3 (Prop_lut3_I2_O)        0.149    10.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[110]_i_1/O
                         net (fo=2, routed)           0.918    11.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_output[110]
    SLICE_X94Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.608     7.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X94Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[110]/C
                         clock pessimism              0.129     7.582    
                         clock uncertainty           -0.078     7.503    
    SLICE_X94Y94         FDRE (Setup_fdre_C_D)       -0.236     7.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[110]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 -4.251    

Slack (VIOLATED) :        -4.149ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 1.584ns (18.807%)  route 6.838ns (81.193%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.613 - 4.666 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.975     3.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X98Y139        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y139        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg[11]/Q
                         net (fo=11, routed)          1.222     4.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg_n_0_[11]
    SLICE_X96Y137        LUT4 (Prop_lut4_I1_O)        0.295     5.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___40_i_4/O
                         net (fo=6, routed)           0.803     6.068    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___40_i_4_n_0
    SLICE_X95Y137        LUT5 (Prop_lut5_I4_O)        0.124     6.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___40_i_2/O
                         net (fo=7, routed)           1.206     7.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___40_i_2_n_0
    SLICE_X92Y135        LUT6 (Prop_lut6_I4_O)        0.124     7.521 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[57]_i_7/O
                         net (fo=2, routed)           1.278     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[57]_i_7_n_0
    SLICE_X87Y133        LUT6 (Prop_lut6_I4_O)        0.124     8.923 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[57]_i_2/O
                         net (fo=3, routed)           0.851     9.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[57]_i_2_n_0
    SLICE_X84Y132        LUT3 (Prop_lut3_I0_O)        0.118     9.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___5_i_1/O
                         net (fo=3, routed)           0.618    10.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___5_i_1_n_0
    SLICE_X89Y132        LUT3 (Prop_lut3_I2_O)        0.321    10.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___5/O
                         net (fo=2, routed)           0.860    11.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___5_n_0
    SLICE_X90Y130        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.768     7.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X90Y130        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[89]/C
                         clock pessimism              0.247     7.860    
                         clock uncertainty           -0.078     7.782    
    SLICE_X90Y130        FDRE (Setup_fdre_C_D)       -0.239     7.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[89]
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 1.797ns (21.109%)  route 6.716ns (78.891%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 7.542 - 4.666 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.973     3.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X91Y144        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_fdre_C_Q)         0.419     3.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg[43]/Q
                         net (fo=11, routed)          1.030     4.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg_n_0_[43]
    SLICE_X89Y143        LUT4 (Prop_lut4_I0_O)        0.322     5.038 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___3_i_16/O
                         net (fo=7, routed)           1.044     6.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___3_i_16_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.326     6.408 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___35_i_9/O
                         net (fo=2, routed)           1.193     7.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___35_i_9_n_0
    SLICE_X89Y139        LUT2 (Prop_lut2_I0_O)        0.150     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_7/O
                         net (fo=2, routed)           1.074     8.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_7_n_0
    SLICE_X89Y133        LUT6 (Prop_lut6_I4_O)        0.332     9.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_2/O
                         net (fo=3, routed)           0.843    10.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_2_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[247]_i_3__1/O
                         net (fo=3, routed)           0.817    10.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[247]_i_3__1_n_0
    SLICE_X61Y127        LUT5 (Prop_lut5_I3_O)        0.124    11.065 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[183]_i_1/O
                         net (fo=2, routed)           0.715    11.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_output[183]
    SLICE_X61Y125        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.697     7.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X61Y125        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[183]/C
                         clock pessimism              0.247     7.789    
                         clock uncertainty           -0.078     7.711    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)       -0.067     7.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[183]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 1.797ns (21.144%)  route 6.702ns (78.856%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 7.558 - 4.666 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.973     3.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X91Y144        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_fdre_C_Q)         0.419     3.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg[43]/Q
                         net (fo=11, routed)          1.030     4.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_X_reg_n_0_[43]
    SLICE_X89Y143        LUT4 (Prop_lut4_I0_O)        0.322     5.038 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___3_i_16/O
                         net (fo=7, routed)           1.044     6.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___3_i_16_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.326     6.408 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___35_i_9/O
                         net (fo=2, routed)           1.193     7.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/i___35_i_9_n_0
    SLICE_X89Y139        LUT2 (Prop_lut2_I0_O)        0.150     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_7/O
                         net (fo=2, routed)           1.074     8.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_7_n_0
    SLICE_X89Y133        LUT6 (Prop_lut6_I4_O)        0.332     9.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_2/O
                         net (fo=3, routed)           0.843    10.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[55]_i_2_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[247]_i_3__1/O
                         net (fo=3, routed)           0.818    10.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[247]_i_3__1_n_0
    SLICE_X85Y121        LUT3 (Prop_lut3_I2_O)        0.124    11.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[119]_i_1/O
                         net (fo=2, routed)           0.700    11.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_output[119]
    SLICE_X84Y116        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.713     7.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X84Y116        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[119]/C
                         clock pessimism              0.247     7.805    
                         clock uncertainty           -0.078     7.727    
    SLICE_X84Y116        FDRE (Setup_fdre_C_D)       -0.067     7.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg_reg[119]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                 -4.106    

Slack (VIOLATED) :        -4.094ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 1.566ns (18.586%)  route 6.860ns (81.414%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.323 - 4.666 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.653     2.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X51Y38         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.419     3.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[25]/Q
                         net (fo=11, routed)          1.058     4.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg_n_0_[25]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.297     4.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___55_i_8/O
                         net (fo=3, routed)           0.858     5.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___55_i_8_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___55_i_4/O
                         net (fo=5, routed)           1.154     6.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___55_i_4_n_0
    SLICE_X51Y40         LUT3 (Prop_lut3_I0_O)        0.152     7.009 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___55_i_2/O
                         net (fo=2, routed)           1.305     8.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___55_i_2_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.326     8.640 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg[44]_i_2/O
                         net (fo=3, routed)           0.754     9.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg[44]_i_2_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___23_i_1/O
                         net (fo=3, routed)           1.002    10.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/i___23_i_1_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I2_O)        0.124    10.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg[140]_i_1/O
                         net (fo=2, routed)           0.727    11.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_output[140]
    SLICE_X48Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.478     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X48Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg_reg[140]/C
                         clock pessimism              0.115     7.438    
                         clock uncertainty           -0.078     7.359    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)       -0.081     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/C_reg_reg[140]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 -4.094    

Slack (VIOLATED) :        -4.082ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/X_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_sum_input_r_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 1.452ns (17.532%)  route 6.830ns (82.468%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.519 - 4.666 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.801     3.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/clk
    SLICE_X92Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/X_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.518     3.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/X_r_reg[0]/Q
                         net (fo=778, routed)         1.075     4.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/X_r_reg_n_0_[0]
    SLICE_X87Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_carry_input_r[2]_i_12__0/O
                         net (fo=1, routed)           0.642     5.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_carry_input_r[2]_i_12__0_n_0
    SLICE_X88Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.578 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_carry_input_r[2]_i_10__0/O
                         net (fo=1, routed)           0.717     6.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/ModularMultiplication_inst/adder_result_1
    SLICE_X88Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_carry_input_r[2]_i_6__0/O
                         net (fo=1020, routed)        2.373     8.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/ModMult_Result[1]
    SLICE_X112Y73        LUT4 (Prop_lut4_I1_O)        0.116     8.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/first_adder/KSA_carry_input_r[120]_i_8__0/O
                         net (fo=2, routed)           0.676     9.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/unsigned_D[119]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.328     9.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_carry_input_r[120]_i_4__0/O
                         net (fo=2, routed)           0.544    10.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/Cprs_Inst/w_cout1_119
    SLICE_X113Y71        LUT3 (Prop_lut3_I0_O)        0.118    10.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_sum_input_r[119]_i_1__0/O
                         net (fo=2, routed)           0.804    11.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/compressor_sum[121]
    SLICE_X113Y71        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_sum_input_r_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.674     7.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/clk
    SLICE_X113Y71        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_sum_input_r_reg[119]/C
                         clock pessimism              0.115     7.634    
                         clock uncertainty           -0.078     7.555    
    SLICE_X113Y71        FDRE (Setup_fdre_C_D)       -0.260     7.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/MonPro_S/KSA_sum_input_r_reg[119]
  -------------------------------------------------------------------
                         required time                          7.295    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                 -4.082    

Slack (VIOLATED) :        -4.079ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_X_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 1.726ns (21.133%)  route 6.441ns (78.867%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.389 - 4.666 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.976     3.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X92Y102        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_X_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.518     3.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_X_reg[112]/Q
                         net (fo=11, routed)          1.186     4.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_input_X_reg_n_0_[112]
    SLICE_X91Y98         LUT4 (Prop_lut4_I2_O)        0.152     5.126 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_75/O
                         net (fo=7, routed)           0.906     6.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_75_n_0
    SLICE_X90Y97         LUT6 (Prop_lut6_I0_O)        0.326     6.358 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_29/O
                         net (fo=2, routed)           0.811     7.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_29_n_0
    SLICE_X91Y96         LUT2 (Prop_lut2_I0_O)        0.150     7.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_8/O
                         net (fo=6, routed)           1.281     8.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_8_n_0
    SLICE_X89Y91         LUT3 (Prop_lut3_I0_O)        0.332     8.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_10/O
                         net (fo=2, routed)           0.964     9.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_10_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_3__0/O
                         net (fo=3, routed)           0.763    10.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_3__0_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/C_reg[253]_i_1/O
                         net (fo=2, routed)           0.529    11.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/KSA_output[253]
    SLICE_X83Y89         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.544     7.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X83Y89         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[253]/C
                         clock pessimism              0.129     7.518    
                         clock uncertainty           -0.078     7.439    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)       -0.081     7.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/S_reg_reg[253]
  -------------------------------------------------------------------
                         required time                          7.358    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 -4.079    

Slack (VIOLATED) :        -4.077ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/S_reg_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 1.854ns (21.808%)  route 6.647ns (78.192%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.551 - 4.666 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.956     3.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X90Y122        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y122        FDRE (Prop_fdre_C_Q)         0.478     3.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg[111]/Q
                         net (fo=11, routed)          1.125     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_input_Y_reg_n_0_[111]
    SLICE_X91Y123        LUT4 (Prop_lut4_I1_O)        0.324     5.177 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[253]_i_75/O
                         net (fo=7, routed)           0.376     5.553    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[253]_i_75_n_0
    SLICE_X92Y124        LUT5 (Prop_lut5_I4_O)        0.326     5.879 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_43/O
                         net (fo=2, routed)           1.370     7.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_43_n_0
    SLICE_X88Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_26/O
                         net (fo=2, routed)           1.340     8.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_26_n_0
    SLICE_X82Y132        LUT3 (Prop_lut3_I2_O)        0.150     8.863 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_10/O
                         net (fo=2, routed)           0.758     9.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_10_n_0
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.328     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_3__1/O
                         net (fo=3, routed)           1.022    10.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[245]_i_3__1_n_0
    SLICE_X82Y122        LUT3 (Prop_lut3_I2_O)        0.124    11.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/C_reg[117]_i_1/O
                         net (fo=2, routed)           0.657    11.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/KSA_output[117]
    SLICE_X82Y122        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/S_reg_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.706     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/clk
    SLICE_X82Y122        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/S_reg_reg[117]/C
                         clock pessimism              0.247     7.798    
                         clock uncertainty           -0.078     7.720    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)       -0.045     7.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_2_port_map/S_reg_reg[117]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                 -4.077    

Slack (VIOLATED) :        -4.075ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/KSA_input_Y_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/S_reg_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 1.566ns (18.870%)  route 6.733ns (81.130%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 7.333 - 4.666 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.799     3.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/clk
    SLICE_X91Y7          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/KSA_input_Y_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y7          FDRE (Prop_fdre_C_Q)         0.419     3.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/KSA_input_Y_reg[125]/Q
                         net (fo=11, routed)          1.250     4.762    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/KSA_input_Y_reg_n_0_[125]
    SLICE_X89Y5          LUT4 (Prop_lut4_I3_O)        0.299     5.061 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[250]_i_38/O
                         net (fo=7, routed)           1.022     6.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[250]_i_38_n_0
    SLICE_X86Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[250]_i_13/O
                         net (fo=8, routed)           1.270     7.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[250]_i_13_n_0
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.150     7.627 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[242]_i_12/O
                         net (fo=7, routed)           0.867     8.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[242]_i_12_n_0
    SLICE_X66Y10         LUT3 (Prop_lut3_I1_O)        0.326     8.820 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[226]_i_13/O
                         net (fo=2, routed)           0.894     9.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[226]_i_13_n_0
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[194]_i_6__2/O
                         net (fo=2, routed)           0.664    10.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[194]_i_6__2_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/C_reg[194]_i_1/O
                         net (fo=2, routed)           0.766    11.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/KSA_output[194]
    SLICE_X49Y13         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/S_reg_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.488     7.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/clk
    SLICE_X49Y13         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/S_reg_reg[194]/C
                         clock pessimism              0.129     7.462    
                         clock uncertainty           -0.078     7.384    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.067     7.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_3_port_map/S_reg_reg[194]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                 -4.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg4_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/message_reg_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.417%)  route 0.199ns (58.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X49Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg4_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg4_reg[137]/Q
                         net (fo=1, routed)           0.199     1.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/message_reg_reg[255]_0[137]
    SLICE_X53Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/message_reg_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X53Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/message_reg_reg[137]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.070     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/message_reg_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C_X_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.164%)  route 0.147ns (36.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X58Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C_X_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C_X_reg[240]/Q
                         net (fo=1, routed)           0.147     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r_reg[256]_0[240]
    SLICE_X59Y49         LUT3 (Prop_lut3_I2_O)        0.104     1.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r[240]_i_1__7/O
                         net (fo=1, routed)           0.000     1.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r[240]_i_1__7_n_0
    SLICE_X59Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/clk
    SLICE_X59Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r_reg[240]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.107     1.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/X_r_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg1_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/message_reg_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.129%)  route 0.162ns (55.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X48Y84         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg1_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg1_reg[193]/Q
                         net (fo=1, routed)           0.162     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/message_reg_reg[255]_0[193]
    SLICE_X50Y86         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/message_reg_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X50Y86         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/message_reg_reg[193]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.011     1.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/message_reg_reg[193]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C_Sum_out_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.215ns (54.295%)  route 0.181ns (45.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.556     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X50Y38         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C_Sum_out_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C_Sum_out_reg_reg[29]/Q
                         net (fo=1, routed)           0.181     1.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_input_Y_reg[255][29]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.051     1.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_input_Y[29]_i_1__3/O
                         net (fo=1, routed)           0.000     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_n_490
    SLICE_X49Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.827     1.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X49Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[29]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.107     1.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.231ns (55.839%)  route 0.183ns (44.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X49Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[117]/Q
                         net (fo=1, routed)           0.183     1.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_input_Y_reg[255]_1[117]
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.103     1.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_input_Y[117]_i_1__3/O
                         net (fo=1, routed)           0.000     1.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_n_402
    SLICE_X50Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X50Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[117]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.131     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_Y_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Carry_out_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.323%)  route 0.202ns (51.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X44Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Carry_out_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Carry_out_reg_reg[101]/Q
                         net (fo=1, routed)           0.202     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_input_X_reg[255]_0[101]
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.048     1.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_input_X[101]_i_1__3/O
                         net (fo=1, routed)           0.000     1.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_n_162
    SLICE_X53Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X53Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[101]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.107     1.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/KSA_input_X_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg0_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/message_reg_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.607%)  route 0.173ns (51.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X46Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg0_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/msgin_data_reg0_reg[203]/Q
                         net (fo=1, routed)           0.173     1.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/message_reg_reg[255]_0[203]
    SLICE_X50Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/message_reg_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/clk
    SLICE_X50Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/message_reg_reg[203]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.052     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_0_port_map/message_reg_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/key_e_d_reg_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/key_reg_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.828%)  route 0.204ns (59.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.625     0.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X51Y120        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/key_e_d_reg_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/key_e_d_reg_reg[105]/Q
                         net (fo=5, routed)           0.204     1.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/key_reg_reg[255]_0[105]
    SLICE_X48Y122        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/key_reg_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.897     1.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X48Y122        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/key_reg_reg[105]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X48Y122        FDRE (Hold_fdre_C_D)         0.055     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/key_reg_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_sum_input_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.561     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/clk
    SLICE_X49Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_sum_input_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S/KSA_sum_input_r_reg[38]/Q
                         net (fo=1, routed)           0.218     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out[38]
    SLICE_X53Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/clk
    SLICE_X53Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[38]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y45         FDRE (Hold_fdre_C_D)         0.072     1.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_S_Sum_out_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S_Y_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S/Y_r_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.939%)  route 0.221ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/clk
    SLICE_X48Y90         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S_Y_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S_Y_reg[164]/Q
                         net (fo=1, routed)           0.221     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S/Y_r_reg[256]_0[164]
    SLICE_X53Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S/Y_r_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S/clk
    SLICE_X53Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S/Y_r_reg[164]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.070     1.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_1_port_map/MonPro_S/Y_r_reg[164]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.333 }
Period(ns):         4.666
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.666       2.090      RAMB36_X0Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.666       2.090      RAMB36_X0Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.666       2.090      RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.666       2.090      RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.666       2.511      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         4.666       3.666      SLICE_X9Y2      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         4.666       3.666      SLICE_X12Y1     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         4.666       3.666      SLICE_X12Y1     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         4.666       3.666      SLICE_X12Y1     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         4.666       3.666      SLICE_X12Y1     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.333       1.083      SLICE_X0Y33     rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X4Y36     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X4Y36     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.333       1.083      SLICE_X6Y19     rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X10Y14    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.333       1.083      SLICE_X10Y14    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          164  Failing Endpoints,  Worst Slack       -1.829ns,  Total Violation      -95.620ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.718ns (12.107%)  route 5.213ns (87.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.689     8.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X78Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X78Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[60]/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[60]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[70]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.718ns (12.107%)  route 5.213ns (87.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.689     8.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X78Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X78Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[70]/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[70]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.718ns (12.107%)  route 5.213ns (87.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.689     8.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X78Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X78Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[73]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.718ns (12.107%)  route 5.213ns (87.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.689     8.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X78Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X78Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X78Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[66]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.718ns (12.116%)  route 5.208ns (87.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.684     8.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X79Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X79Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[66]/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X79Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[66]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[77]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.718ns (12.116%)  route 5.208ns (87.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.684     8.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X79Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X79Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[77]/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X79Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[77]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 0.718ns (12.116%)  route 5.208ns (87.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.396 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.684     8.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X79Y30         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.550     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X79Y30         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]/C
                         clock pessimism              0.115     7.510    
                         clock uncertainty           -0.078     7.432    
    SLICE_X79Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[86]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.718ns (12.187%)  route 5.174ns (87.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.389 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.650     8.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X76Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.544     7.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]/C
                         clock pessimism              0.115     7.504    
                         clock uncertainty           -0.078     7.426    
    SLICE_X76Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[12]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.796    

Slack (VIOLATED) :        -1.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.718ns (12.187%)  route 5.174ns (87.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.389 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.650     8.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X76Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.544     7.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[13]/C
                         clock pessimism              0.115     7.504    
                         clock uncertainty           -0.078     7.426    
    SLICE_X76Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[13]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.796    

Slack (VIOLATED) :        -1.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.666ns  (clk_fpga_0 rise@4.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.718ns (12.187%)  route 5.174ns (87.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.389 - 4.666 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.140ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.631     2.925    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.419     3.344 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.524     3.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.299     4.167 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       4.650     8.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/p_0_in
    SLICE_X76Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.666     4.666 r  
    PS7_X0Y0             PS7                          0.000     4.666 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.754    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.845 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       1.544     7.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X76Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]/C
                         clock pessimism              0.115     7.504    
                         clock uncertainty           -0.078     7.426    
    SLICE_X76Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[18]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 -1.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][23]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][23]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][20]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][24]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][25]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][25]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][31]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][31]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][20]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.743%)  route 0.406ns (64.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.191     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X53Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.226ns (22.260%)  route 0.789ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.574     1.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X59Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X59Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X59Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.333ns period=4.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.226ns (22.260%)  route 0.789ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.543     0.879    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y75         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=12, routed)          0.215     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.098     1.319 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Exp_4_port_map/MonPro_C/axi_awready_i_1/O
                         net (fo=20009, routed)       0.574     1.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X59Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=52636, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X59Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][25]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X59Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.823    





