{
  "Top": "SLDA_final",
  "RtlTop": "SLDA_final",
  "RtlPrefix": "",
  "RtlSubPrefix": "SLDA_final_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mu_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<128>, 2, 5, 6>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "mu_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "feature_vector1": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<128>, 2, 5, 6>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "feature_vector1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "feature_vector2": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<128>, 2, 5, 6>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "feature_vector2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Lambda": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<128>, 2, 5, 6>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "Lambda",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "scores": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "scores_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "reset": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "reset",
          "usage": "data",
          "direction": "in"
        }]
    },
    "init": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "init",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ready": {
      "index": "7",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "ready_r_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "ready_r_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "ready_r_o_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "complete": {
      "index": "8",
      "direction": "unused",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "complete",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/manolis\/HLS_code\/SLDA_final.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top SLDA_final -name SLDA_final",
      "set_directive_top SLDA_final -name SLDA_final",
      "set_directive_top SLDA_final -name SLDA_final",
      "set_directive_top SLDA_final -name SLDA_final",
      "set_directive_top SLDA_final -name SLDA_final",
      "set_directive_top SLDA_final -name SLDA_final"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "SLDA_final"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1512"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SLDA_final",
    "Version": "1.0",
    "DisplayName": "Slda_final",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_SLDA_final_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/SLDA_final.cpp",
      "..\/..\/mat_vec_mult_streaming.cpp",
      "..\/..\/matrix_matrix_mult_streaming.cpp",
      "..\/..\/training_module.cpp",
      "..\/..\/vec_vec_op_streaming.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/SLDA_final_Block_split2_proc.vhd",
      "impl\/vhdl\/SLDA_final_compute_biases_with_multiple_dot_products.vhd",
      "impl\/vhdl\/SLDA_final_compute_scores.vhd",
      "impl\/vhdl\/SLDA_final_compute_scores_fv_data_V.vhd",
      "impl\/vhdl\/SLDA_final_compute_weights_with_matrix_mult.vhd",
      "impl\/vhdl\/SLDA_final_CTRL_s_axi.vhd",
      "impl\/vhdl\/SLDA_final_init_module.vhd",
      "impl\/vhdl\/SLDA_final_lambda_V_0.vhd",
      "impl\/vhdl\/SLDA_final_lambda_V_0_memcore.vhd",
      "impl\/vhdl\/SLDA_final_mul_5ns_5ns_10_1_1.vhd",
      "impl\/vhdl\/SLDA_final_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/SLDA_final_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/SLDA_final_mux_104_128_1_1.vhd",
      "impl\/vhdl\/SLDA_final_regslice_both.vhd",
      "impl\/vhdl\/SLDA_final_SLDA_update.vhd",
      "impl\/vhdl\/SLDA_final_SLDA_update_W_V_0.vhd",
      "impl\/vhdl\/SLDA_final_update_means.vhd",
      "impl\/vhdl\/SLDA_final_update_means_fv_V.vhd",
      "impl\/vhdl\/SLDA_final.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/SLDA_final_Block_split2_proc.v",
      "impl\/verilog\/SLDA_final_compute_biases_with_multiple_dot_products.v",
      "impl\/verilog\/SLDA_final_compute_scores.v",
      "impl\/verilog\/SLDA_final_compute_scores_fv_data_V.v",
      "impl\/verilog\/SLDA_final_compute_weights_with_matrix_mult.v",
      "impl\/verilog\/SLDA_final_CTRL_s_axi.v",
      "impl\/verilog\/SLDA_final_init_module.v",
      "impl\/verilog\/SLDA_final_lambda_V_0.v",
      "impl\/verilog\/SLDA_final_lambda_V_0_memcore.v",
      "impl\/verilog\/SLDA_final_lambda_V_0_memcore_ram.dat",
      "impl\/verilog\/SLDA_final_mul_5ns_5ns_10_1_1.v",
      "impl\/verilog\/SLDA_final_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/SLDA_final_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/SLDA_final_mux_104_128_1_1.v",
      "impl\/verilog\/SLDA_final_regslice_both.v",
      "impl\/verilog\/SLDA_final_SLDA_update.v",
      "impl\/verilog\/SLDA_final_SLDA_update_W_V_0.v",
      "impl\/verilog\/SLDA_final_SLDA_update_W_V_0_ram.dat",
      "impl\/verilog\/SLDA_final_update_means.v",
      "impl\/verilog\/SLDA_final_update_means_fv_V.v",
      "impl\/verilog\/SLDA_final.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/SLDA_final_v1_0\/data\/SLDA_final.mdd",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/data\/SLDA_final.tcl",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/src\/xslda_final.c",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/src\/xslda_final.h",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/src\/xslda_final_hw.h",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/src\/xslda_final_linux.c",
      "impl\/misc\/drivers\/SLDA_final_v1_0\/src\/xslda_final_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/SLDA_final.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/manolis\/HLS_code\/SLDA_final\/solution1\/.debug\/SLDA_final.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:mu_in:feature_vector1:feature_vector2:Lambda",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "feature_vector1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "feature_vector1_",
      "ports": [
        "feature_vector1_TDATA",
        "feature_vector1_TDEST",
        "feature_vector1_TID",
        "feature_vector1_TKEEP",
        "feature_vector1_TLAST",
        "feature_vector1_TREADY",
        "feature_vector1_TSTRB",
        "feature_vector1_TUSER",
        "feature_vector1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "feature_vector1"
        }]
    },
    "feature_vector2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "feature_vector2_",
      "ports": [
        "feature_vector2_TDATA",
        "feature_vector2_TDEST",
        "feature_vector2_TID",
        "feature_vector2_TKEEP",
        "feature_vector2_TLAST",
        "feature_vector2_TREADY",
        "feature_vector2_TSTRB",
        "feature_vector2_TUSER",
        "feature_vector2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "feature_vector2"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "Lambda": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "Lambda_",
      "ports": [
        "Lambda_TDATA",
        "Lambda_TDEST",
        "Lambda_TID",
        "Lambda_TKEEP",
        "Lambda_TLAST",
        "Lambda_TREADY",
        "Lambda_TSTRB",
        "Lambda_TUSER",
        "Lambda_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Lambda"
        }]
    },
    "mu_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "mu_in_",
      "ports": [
        "mu_in_TDATA",
        "mu_in_TDEST",
        "mu_in_TID",
        "mu_in_TKEEP",
        "mu_in_TLAST",
        "mu_in_TREADY",
        "mu_in_TSTRB",
        "mu_in_TUSER",
        "mu_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mu_in"
        }]
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "reset",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of reset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reset",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of reset"
            }]
        },
        {
          "offset": "0x18",
          "name": "init",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of init",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "init",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of init"
            }]
        },
        {
          "offset": "0x20",
          "name": "ready_r_i",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ready_r_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ready_r_i",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ready_r_i"
            }]
        },
        {
          "offset": "0x28",
          "name": "ready_r_o",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of ready_r_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ready_r_o",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ready_r_o"
            }]
        },
        {
          "offset": "0x2c",
          "name": "ready_r_o_ctrl",
          "access": "R",
          "resetValue": "0x0",
          "description": "Control signal of ready_r_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "ready_r_o_ap_vld",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal ready_r_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "complete",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of complete",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "complete",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of complete"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "reset"
        }]
    },
    "scores_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "scores_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "scores_Addr_A": "ADDR",
        "scores_EN_A": "EN",
        "scores_Din_A": "DIN",
        "scores_Dout_A": "DOUT",
        "scores_WEN_A": "WE",
        "scores_Clk_A": "CLK",
        "scores_Rst_A": "RST"
      },
      "ports": [
        "scores_Addr_A",
        "scores_Clk_A",
        "scores_Din_A",
        "scores_Dout_A",
        "scores_EN_A",
        "scores_Rst_A",
        "scores_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_storage": "207",
          "argName": "scores"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "mu_in_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "mu_in_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "mu_in_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "mu_in_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "mu_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "mu_in_TID": {
      "dir": "in",
      "width": "5"
    },
    "mu_in_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "mu_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "mu_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "feature_vector1_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "feature_vector1_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "feature_vector1_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "feature_vector1_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "feature_vector1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "feature_vector1_TID": {
      "dir": "in",
      "width": "5"
    },
    "feature_vector1_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "feature_vector1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "feature_vector1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "feature_vector2_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "feature_vector2_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "feature_vector2_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "feature_vector2_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "feature_vector2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "feature_vector2_TID": {
      "dir": "in",
      "width": "5"
    },
    "feature_vector2_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "feature_vector2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "feature_vector2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Lambda_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "Lambda_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "Lambda_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "Lambda_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "Lambda_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "Lambda_TID": {
      "dir": "in",
      "width": "5"
    },
    "Lambda_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "Lambda_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Lambda_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "scores_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "scores_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "scores_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "scores_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "scores_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "scores_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "scores_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SLDA_final",
      "Instances": [
        {
          "ModuleName": "SLDA_update",
          "InstanceName": "SLDA_update_U0",
          "Instances": [
            {
              "ModuleName": "compute_biases_with_multiple_dot_products",
              "InstanceName": "grp_compute_biases_with_multiple_dot_products_fu_1604"
            },
            {
              "ModuleName": "compute_weights_with_matrix_mult",
              "InstanceName": "grp_compute_weights_with_matrix_mult_fu_3036"
            },
            {
              "ModuleName": "compute_scores",
              "InstanceName": "grp_compute_scores_fu_4576"
            }
          ]
        },
        {
          "ModuleName": "Block_split2_proc",
          "InstanceName": "Block_split2_proc_U0",
          "Instances": [
            {
              "ModuleName": "update_means",
              "InstanceName": "grp_update_means_fu_1492"
            },
            {
              "ModuleName": "init_module",
              "InstanceName": "grp_init_module_fu_2804"
            }
          ]
        }
      ]
    },
    "Info": {
      "init_module": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "update_means": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_split2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_weights_with_matrix_mult": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_biases_with_multiple_dot_products": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_scores": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SLDA_update": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SLDA_final": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "init_module": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4098",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "2.141"
        },
        "Loops": [{
            "Name": "INIT_LOOP_VITIS_LOOP_39_1",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "30",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "143",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "update_means": {
        "Latency": {
          "LatencyBest": "726",
          "LatencyAvg": "726",
          "LatencyWorst": "726",
          "PipelineII": "726",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "2.816"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "FF": "1460",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2150",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_split2_proc": {
        "Latency": {
          "LatencyBest": "728",
          "LatencyAvg": "2777",
          "LatencyWorst": "4826",
          "PipelineIIMin": "728",
          "PipelineIIMax": "4826",
          "PipelineII": "728 ~ 4826",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "2.816"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "FF": "1498",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2382",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_weights_with_matrix_mult": {
        "Latency": {
          "LatencyBest": "644",
          "LatencyAvg": "644",
          "LatencyWorst": "644",
          "PipelineII": "644",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.971"
        },
        "Loops": [{
            "Name": "WEIGHTS_LOOP_VITIS_LOOP_77_1",
            "TripCount": "640",
            "Latency": "642",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "FF": "488",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "9548",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_biases_with_multiple_dot_products": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.704"
        },
        "Loops": [{
            "Name": "BIASES_LOOP",
            "TripCount": "10",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "FF": "858",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "13017",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_scores": {
        "Latency": {
          "LatencyBest": "121",
          "LatencyAvg": "121",
          "LatencyWorst": "121",
          "PipelineII": "121",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.665"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_153_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "SCORES_LOOP",
            "TripCount": "10",
            "Latency": "21",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "FF": "1535",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "11517",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SLDA_update": {
        "Latency": {
          "LatencyBest": "783",
          "LatencyAvg": "783",
          "LatencyWorst": "783",
          "PipelineII": "783",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.971"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "FF": "4747",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "37403",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SLDA_final": {
        "Latency": {
          "LatencyBest": "1512",
          "LatencyAvg": "3561",
          "LatencyWorst": "5610",
          "PipelineIIMin": "784",
          "PipelineIIMax": "4827",
          "PipelineII": "784 ~ 4827",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.971"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "FF": "7049",
          "AVAIL_FF": "548160",
          "UTIL_FF": "1",
          "LUT": "41523",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-10 13:55:43 EEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
