Analysis & Synthesis report for rc_noise_test
Thu Oct 09 13:31:57 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Source assignments for dcfifo:adc1_fifo
 10. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated
 11. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 12. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 13. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 14. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 15. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 16. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 17. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 18. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 19. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 20. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 21. Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 22. Source assignments for dcfifo:adc2_fifo
 23. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated
 24. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 25. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 26. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 27. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 28. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 29. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 30. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 31. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 32. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 33. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 34. Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 35. Source assignments for dcfifo:adc3_fifo
 36. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated
 37. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 38. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 39. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 40. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 41. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 42. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 43. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 44. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 45. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 46. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 47. Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 48. Source assignments for dcfifo:adc4_fifo
 49. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated
 50. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 51. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 52. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 53. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 54. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 55. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 56. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 57. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 58. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 59. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 60. Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 61. Source assignments for dcfifo:adc5_fifo
 62. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated
 63. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 64. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 65. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 66. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 67. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 68. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 69. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 70. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 71. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 72. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 73. Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 74. Source assignments for dcfifo:adc6_fifo
 75. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated
 76. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 77. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 78. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 79. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 80. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 81. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 82. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 83. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 84. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 85. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 86. Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
 87. Source assignments for dcfifo:adc7_fifo
 88. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated
 89. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
 90. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
 91. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
 92. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
 93. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
 94. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
 95. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
 96. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
 97. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
 98. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
 99. Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
100. Source assignments for dcfifo:adc8_fifo
101. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated
102. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7
103. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw
104. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw
105. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp
106. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp
107. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10
108. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw
109. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw
110. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp
111. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14
112. Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp
113. Parameter Settings for User Entity Instance: rc_pll:i_rc_pll|altpll:altpll_component
114. Parameter Settings for User Entity Instance: dcfifo:adc1_fifo
115. Parameter Settings for User Entity Instance: dcfifo:adc2_fifo
116. Parameter Settings for User Entity Instance: dcfifo:adc3_fifo
117. Parameter Settings for User Entity Instance: dcfifo:adc4_fifo
118. Parameter Settings for User Entity Instance: dcfifo:adc5_fifo
119. Parameter Settings for User Entity Instance: dcfifo:adc6_fifo
120. Parameter Settings for User Entity Instance: dcfifo:adc7_fifo
121. Parameter Settings for User Entity Instance: dcfifo:adc8_fifo
122. dcfifo Parameter Settings by Entity Instance
123. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Oct 09 13:31:56 2008         ;
; Quartus II Version          ; 8.0 Build 231 07/10/2008 SP 1 SJ Full Version ;
; Revision Name               ; rc_noise_test                                 ;
; Top-level Entity Name       ; rc_noise_test                                 ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 1,144                                         ;
; Total pins                  ; 326                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 28,672                                        ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1S40F780C5       ;                    ;
; Top-level entity name                                        ; rc_noise_test      ; rc_noise_test      ;
; Family name                                                  ; Stratix            ; Stratix            ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; ../../pll/source/rtl/rc_pll.vhd  ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/pll/source/rtl/rc_pll.vhd              ;
; ../source/rc_noise_test.vhd      ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/test/source/rc_noise_test.vhd          ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altpll.tdf          ;
; aglobal80.inc                    ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/aglobal80.inc       ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/stratix_pll.inc     ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/stratixii_pll.inc   ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/cycloneii_pll.inc   ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/dcfifo.tdf          ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/lpm_counter.inc     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altdpram.inc        ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/a_graycounter.inc   ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/a_fefifo.inc        ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/a_gray2bin.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/dffpipe.inc         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/lpm_compare.inc     ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altsyncram_fifo.inc ;
; db/dcfifo_noq1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/dcfifo_noq1.tdf          ;
; db/a_fefifo_gtc.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/a_fefifo_gtc.tdf         ;
; db/a_fefifo_ltc.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/a_fefifo_ltc.tdf         ;
; db/a_gray2bin_m5b.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/a_gray2bin_m5b.tdf       ;
; db/a_graycounter_v16.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/a_graycounter_v16.tdf    ;
; db/dpram_v5v.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/dpram_v5v.tdf            ;
; db/altsyncram_5qf1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/altsyncram_5qf1.tdf      ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/dffpipe_fd9.tdf          ;
; db/alt_synch_pipe_nc8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/alt_synch_pipe_nc8.tdf   ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/dffpipe_hd9.tdf          ;
; db/alt_synch_pipe_oc8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/alt_synch_pipe_oc8.tdf   ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/dffpipe_id9.tdf          ;
; db/add_sub_cvb.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/add_sub_cvb.tdf          ;
; db/cntr_dua.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/test/synth/db/cntr_dua.tdf             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Total logic elements                        ; 1144                                          ;
;     -- Combinational with no register       ; 136                                           ;
;     -- Register only                        ; 504                                           ;
;     -- Combinational with a register        ; 504                                           ;
;                                             ;                                               ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 176                                           ;
;     -- 3 input functions                    ; 328                                           ;
;     -- 2 input functions                    ; 120                                           ;
;     -- 1 input functions                    ; 16                                            ;
;     -- 0 input functions                    ; 0                                             ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 920                                           ;
;     -- arithmetic mode                      ; 224                                           ;
;     -- qfbk mode                            ; 0                                             ;
;     -- register cascade mode                ; 0                                             ;
;     -- synchronous clear/load mode          ; 0                                             ;
;     -- asynchronous clear/load mode         ; 0                                             ;
;                                             ;                                               ;
; Total registers                             ; 1008                                          ;
; Total logic cells in carry chains           ; 256                                           ;
; I/O pins                                    ; 326                                           ;
; Total memory bits                           ; 28672                                         ;
; Total PLLs                                  ; 1                                             ;
; Maximum fan-out node                        ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 610                                           ;
; Total fan-out                               ; 5971                                          ;
; Average fan-out                             ; 3.77                                          ;
+---------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                 ; Library Name ;
+-----------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |rc_noise_test                                ; 1144 (0)    ; 1008         ; 28672       ; 0            ; 0       ; 0         ; 0         ; 326  ; 0            ; 136 (0)      ; 504 (0)           ; 504 (0)          ; 256 (0)         ; 0 (0)      ; |rc_noise_test                                                                                                      ; work         ;
;    |dcfifo:adc1_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc2_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc3_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc4_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc5_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc6_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc7_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |dcfifo:adc8_fifo|                         ; 143 (0)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (0)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo                                                                                     ; work         ;
;       |dcfifo_noq1:auto_generated|            ; 143 (8)     ; 126          ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 63 (8)            ; 63 (0)           ; 32 (0)          ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated                                                          ; work         ;
;          |a_fefifo_gtc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state                                  ; work         ;
;          |a_fefifo_ltc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state                                 ; work         ;
;          |a_gray2bin_m5b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp                          ; work         ;
;          |a_gray2bin_m5b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_ws_nbrp                          ; work         ;
;          |a_graycounter_v16:rdptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g                                ; work         ;
;          |a_graycounter_v16:wrptr_g|          ; 12 (12)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:wrptr_g                                ; work         ;
;          |alt_synch_pipe_nc8:dffpipe_rs_dgwp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp                       ; work         ;
;             |dffpipe_hd9:dffpipe10|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ; work         ;
;          |alt_synch_pipe_oc8:dffpipe_ws_dgrp| ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp                       ; work         ;
;             |dffpipe_id9:dffpipe14|           ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ; work         ;
;          |cntr_dua:rdptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b                                         ; work         ;
;          |cntr_dua:wrptr_b|                   ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|cntr_dua:wrptr_b                                         ; work         ;
;          |dffpipe_fd9:dffpipe_rdbuw|          ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw                                ; work         ;
;          |dffpipe_fd9:dffpipe_rs_dbwp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp                              ; work         ;
;          |dffpipe_fd9:dffpipe_wr_dbuw|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw                              ; work         ;
;          |dffpipe_fd9:dffpipe_ws_nbrp|        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp                              ; work         ;
;          |dpram_v5v:fiforam|                  ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam                                        ; work         ;
;             |altsyncram_5qf1:altsyncram7|     ; 0 (0)       ; 0            ; 3584        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7            ; work         ;
;    |rc_pll:i_rc_pll|                          ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|rc_pll:i_rc_pll                                                                                      ; work         ;
;       |altpll:altpll_component|               ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |rc_noise_test|rc_pll:i_rc_pll|altpll:altpll_component                                                              ; work         ;
+-----------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
; dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; None ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1008  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc2_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc3_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc4_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc5_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc6_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc7_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; Assignment                      ; Value                                                                                                             ; From                                  ; To                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                                               ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                                              ; -                                     ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                                              ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a*                      ; -                                     ; -                                 ;
; CUT                             ; ON                                                                                                                ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g|power_modified_counter_values* -to *dffpipe_ws_dgrp|dffpipe_id9:dffpipe14|dffe15a*  ; -                                     ; -                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:adc8_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_pll:i_rc_pll|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------+
; Parameter Name                ; Value             ; Type                             ;
+-------------------------------+-------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                          ;
; LOCK_LOW                      ; 1                 ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                          ;
; SKIP_VCO                      ; OFF               ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                          ;
; BANDWIDTH                     ; 0                 ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 2                 ; Signed Integer                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                   ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Signed Integer                   ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 10000             ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; VCO_MIN                       ; 0                 ; Untyped                          ;
; VCO_MAX                       ; 0                 ; Untyped                          ;
; VCO_CENTER                    ; 0                 ; Untyped                          ;
; PFD_MIN                       ; 0                 ; Untyped                          ;
; PFD_MAX                       ; 0                 ; Untyped                          ;
; M_INITIAL                     ; 0                 ; Untyped                          ;
; M                             ; 0                 ; Untyped                          ;
; N                             ; 1                 ; Untyped                          ;
; M2                            ; 1                 ; Untyped                          ;
; N2                            ; 1                 ; Untyped                          ;
; SS                            ; 1                 ; Untyped                          ;
; C0_HIGH                       ; 0                 ; Untyped                          ;
; C1_HIGH                       ; 0                 ; Untyped                          ;
; C2_HIGH                       ; 0                 ; Untyped                          ;
; C3_HIGH                       ; 0                 ; Untyped                          ;
; C4_HIGH                       ; 0                 ; Untyped                          ;
; C5_HIGH                       ; 0                 ; Untyped                          ;
; C6_HIGH                       ; 0                 ; Untyped                          ;
; C7_HIGH                       ; 0                 ; Untyped                          ;
; C8_HIGH                       ; 0                 ; Untyped                          ;
; C9_HIGH                       ; 0                 ; Untyped                          ;
; C0_LOW                        ; 0                 ; Untyped                          ;
; C1_LOW                        ; 0                 ; Untyped                          ;
; C2_LOW                        ; 0                 ; Untyped                          ;
; C3_LOW                        ; 0                 ; Untyped                          ;
; C4_LOW                        ; 0                 ; Untyped                          ;
; C5_LOW                        ; 0                 ; Untyped                          ;
; C6_LOW                        ; 0                 ; Untyped                          ;
; C7_LOW                        ; 0                 ; Untyped                          ;
; C8_LOW                        ; 0                 ; Untyped                          ;
; C9_LOW                        ; 0                 ; Untyped                          ;
; C0_INITIAL                    ; 0                 ; Untyped                          ;
; C1_INITIAL                    ; 0                 ; Untyped                          ;
; C2_INITIAL                    ; 0                 ; Untyped                          ;
; C3_INITIAL                    ; 0                 ; Untyped                          ;
; C4_INITIAL                    ; 0                 ; Untyped                          ;
; C5_INITIAL                    ; 0                 ; Untyped                          ;
; C6_INITIAL                    ; 0                 ; Untyped                          ;
; C7_INITIAL                    ; 0                 ; Untyped                          ;
; C8_INITIAL                    ; 0                 ; Untyped                          ;
; C9_INITIAL                    ; 0                 ; Untyped                          ;
; C0_MODE                       ; BYPASS            ; Untyped                          ;
; C1_MODE                       ; BYPASS            ; Untyped                          ;
; C2_MODE                       ; BYPASS            ; Untyped                          ;
; C3_MODE                       ; BYPASS            ; Untyped                          ;
; C4_MODE                       ; BYPASS            ; Untyped                          ;
; C5_MODE                       ; BYPASS            ; Untyped                          ;
; C6_MODE                       ; BYPASS            ; Untyped                          ;
; C7_MODE                       ; BYPASS            ; Untyped                          ;
; C8_MODE                       ; BYPASS            ; Untyped                          ;
; C9_MODE                       ; BYPASS            ; Untyped                          ;
; C0_PH                         ; 0                 ; Untyped                          ;
; C1_PH                         ; 0                 ; Untyped                          ;
; C2_PH                         ; 0                 ; Untyped                          ;
; C3_PH                         ; 0                 ; Untyped                          ;
; C4_PH                         ; 0                 ; Untyped                          ;
; C5_PH                         ; 0                 ; Untyped                          ;
; C6_PH                         ; 0                 ; Untyped                          ;
; C7_PH                         ; 0                 ; Untyped                          ;
; C8_PH                         ; 0                 ; Untyped                          ;
; C9_PH                         ; 0                 ; Untyped                          ;
; L0_HIGH                       ; 1                 ; Untyped                          ;
; L1_HIGH                       ; 1                 ; Untyped                          ;
; G0_HIGH                       ; 1                 ; Untyped                          ;
; G1_HIGH                       ; 1                 ; Untyped                          ;
; G2_HIGH                       ; 1                 ; Untyped                          ;
; G3_HIGH                       ; 1                 ; Untyped                          ;
; E0_HIGH                       ; 1                 ; Untyped                          ;
; E1_HIGH                       ; 1                 ; Untyped                          ;
; E2_HIGH                       ; 1                 ; Untyped                          ;
; E3_HIGH                       ; 1                 ; Untyped                          ;
; L0_LOW                        ; 1                 ; Untyped                          ;
; L1_LOW                        ; 1                 ; Untyped                          ;
; G0_LOW                        ; 1                 ; Untyped                          ;
; G1_LOW                        ; 1                 ; Untyped                          ;
; G2_LOW                        ; 1                 ; Untyped                          ;
; G3_LOW                        ; 1                 ; Untyped                          ;
; E0_LOW                        ; 1                 ; Untyped                          ;
; E1_LOW                        ; 1                 ; Untyped                          ;
; E2_LOW                        ; 1                 ; Untyped                          ;
; E3_LOW                        ; 1                 ; Untyped                          ;
; L0_INITIAL                    ; 1                 ; Untyped                          ;
; L1_INITIAL                    ; 1                 ; Untyped                          ;
; G0_INITIAL                    ; 1                 ; Untyped                          ;
; G1_INITIAL                    ; 1                 ; Untyped                          ;
; G2_INITIAL                    ; 1                 ; Untyped                          ;
; G3_INITIAL                    ; 1                 ; Untyped                          ;
; E0_INITIAL                    ; 1                 ; Untyped                          ;
; E1_INITIAL                    ; 1                 ; Untyped                          ;
; E2_INITIAL                    ; 1                 ; Untyped                          ;
; E3_INITIAL                    ; 1                 ; Untyped                          ;
; L0_MODE                       ; BYPASS            ; Untyped                          ;
; L1_MODE                       ; BYPASS            ; Untyped                          ;
; G0_MODE                       ; BYPASS            ; Untyped                          ;
; G1_MODE                       ; BYPASS            ; Untyped                          ;
; G2_MODE                       ; BYPASS            ; Untyped                          ;
; G3_MODE                       ; BYPASS            ; Untyped                          ;
; E0_MODE                       ; BYPASS            ; Untyped                          ;
; E1_MODE                       ; BYPASS            ; Untyped                          ;
; E2_MODE                       ; BYPASS            ; Untyped                          ;
; E3_MODE                       ; BYPASS            ; Untyped                          ;
; L0_PH                         ; 0                 ; Untyped                          ;
; L1_PH                         ; 0                 ; Untyped                          ;
; G0_PH                         ; 0                 ; Untyped                          ;
; G1_PH                         ; 0                 ; Untyped                          ;
; G2_PH                         ; 0                 ; Untyped                          ;
; G3_PH                         ; 0                 ; Untyped                          ;
; E0_PH                         ; 0                 ; Untyped                          ;
; E1_PH                         ; 0                 ; Untyped                          ;
; E2_PH                         ; 0                 ; Untyped                          ;
; E3_PH                         ; 0                 ; Untyped                          ;
; M_PH                          ; 0                 ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                          ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                   ;
+-------------------------------+-------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc1_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc2_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc3_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc4_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc5_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc6_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc7_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:adc8_fifo ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 14          ; Signed Integer        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer        ;
; LPM_WIDTHU              ; 8           ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer        ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer        ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Stratix     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_noq1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; dcfifo Parameter Settings by Entity Instance  ;
+----------------------------+------------------+
; Name                       ; Value            ;
+----------------------------+------------------+
; Number of entity instances ; 8                ;
; Entity Instance            ; dcfifo:adc1_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc2_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc3_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc4_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc5_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc6_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc7_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
; Entity Instance            ; dcfifo:adc8_fifo ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 14               ;
;     -- LPM_NUMWORDS        ; 256              ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
+----------------------------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 09 13:31:49 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc_noise_test -c rc_noise_test
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/rc_pll.vhd
    Info: Found design unit 1: rc_pll-SYN
    Info: Found entity 1: rc_pll
Info: Found 2 design units, including 1 entities, in source file ../source/rc_noise_test.vhd
    Info: Found design unit 1: rc_noise_test-behaviour
    Info: Found entity 1: rc_noise_test
Info: Elaborating entity "rc_noise_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at rc_noise_test.vhd(167): object "wrfull" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rc_noise_test.vhd(168): object "rdempty" assigned a value but never read
Warning (10034): Output port "outclk" at rc_noise_test.vhd(78) has no driver
Warning (10034): Output port "dac_dat[7]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[6]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[5]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[4]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[3]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[2]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[1]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_dat[0]" at rc_noise_test.vhd(81) has no driver
Warning (10034): Output port "dac_clk[7]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[6]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[5]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[4]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[3]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[2]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[1]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "dac_clk[0]" at rc_noise_test.vhd(82) has no driver
Warning (10034): Output port "bias_dac_ncs[7]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[6]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[5]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[4]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[3]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[2]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[1]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "bias_dac_ncs[0]" at rc_noise_test.vhd(83) has no driver
Warning (10034): Output port "offset_dac_ncs[7]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[6]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[5]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[4]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[3]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[2]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[1]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "offset_dac_ncs[0]" at rc_noise_test.vhd(84) has no driver
Warning (10034): Output port "smb_clk" at rc_noise_test.vhd(140) has no driver
Warning (10034): Output port "mictor[31]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[30]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[29]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[28]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[27]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[26]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[25]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[24]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[23]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[22]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[21]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[20]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[19]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[18]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[17]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[16]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[15]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[14]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[13]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[12]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[11]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[10]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[9]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[8]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[7]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[6]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[5]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[4]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[3]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[2]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[1]" at rc_noise_test.vhd(141) has no driver
Warning (10034): Output port "mictor[0]" at rc_noise_test.vhd(141) has no driver
Info: Elaborating entity "rc_pll" for hierarchy "rc_pll:i_rc_pll"
Info: Elaborating entity "altpll" for hierarchy "rc_pll:i_rc_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "rc_pll:i_rc_pll|altpll:altpll_component"
Info: Instantiated megafunction "rc_pll:i_rc_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "4"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "2"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "clk4_divide_by" = "1"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "2"
    Info: Parameter "clk4_phase_shift" = "10000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "spread_frequency" = "0"
Info: Elaborating entity "dcfifo" for hierarchy "dcfifo:adc1_fifo"
Info: Elaborated megafunction instantiation "dcfifo:adc1_fifo"
Info: Instantiated megafunction "dcfifo:adc1_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "add_usedw_msb_bit" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "delay_rdusedw" = "1"
    Info: Parameter "delay_wrusedw" = "1"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "14"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "dcfifo"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_noq1.tdf
    Info: Found entity 1: dcfifo_noq1
Info: Elaborating entity "dcfifo_noq1" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_gtc.tdf
    Info: Found entity 1: a_fefifo_gtc
Info: Elaborating entity "a_fefifo_gtc" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_fefifo_gtc:read_state"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_ltc.tdf
    Info: Found entity 1: a_fefifo_ltc
Info: Elaborating entity "a_fefifo_ltc" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_fefifo_ltc:write_state"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_m5b.tdf
    Info: Found entity 1: a_gray2bin_m5b
Info: Elaborating entity "a_gray2bin_m5b" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_v16.tdf
    Info: Found entity 1: a_graycounter_v16
Info: Elaborating entity "a_graycounter_v16" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|a_graycounter_v16:rdptr_g"
Info: Found 1 design units, including 1 entities, in source file db/dpram_v5v.tdf
    Info: Found entity 1: dpram_v5v
Info: Elaborating entity "dpram_v5v" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5qf1.tdf
    Info: Found entity 1: altsyncram_5qf1
Info: Elaborating entity "altsyncram_5qf1" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dpram_v5v:fiforam|altsyncram_5qf1:altsyncram7"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|dffpipe_fd9:dffpipe_rdbuw"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info: Found entity 1: alt_synch_pipe_oc8
Info: Elaborating entity "alt_synch_pipe_oc8" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cvb.tdf
    Info: Found entity 1: add_sub_cvb
Info: Elaborating entity "add_sub_cvb" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|add_sub_cvb:lpm_add_sub_rd_udwn"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dua.tdf
    Info: Found entity 1: cntr_dua
Info: Elaborating entity "cntr_dua" for hierarchy "dcfifo:adc1_fifo|dcfifo_noq1:auto_generated|cntr_dua:rdptr_b"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "outclk" is stuck at GND
    Warning (13410): Pin "dac_dat[0]" is stuck at GND
    Warning (13410): Pin "dac_dat[1]" is stuck at GND
    Warning (13410): Pin "dac_dat[2]" is stuck at GND
    Warning (13410): Pin "dac_dat[3]" is stuck at GND
    Warning (13410): Pin "dac_dat[4]" is stuck at GND
    Warning (13410): Pin "dac_dat[5]" is stuck at GND
    Warning (13410): Pin "dac_dat[6]" is stuck at GND
    Warning (13410): Pin "dac_dat[7]" is stuck at GND
    Warning (13410): Pin "dac_clk[0]" is stuck at GND
    Warning (13410): Pin "dac_clk[1]" is stuck at GND
    Warning (13410): Pin "dac_clk[2]" is stuck at GND
    Warning (13410): Pin "dac_clk[3]" is stuck at GND
    Warning (13410): Pin "dac_clk[4]" is stuck at GND
    Warning (13410): Pin "dac_clk[5]" is stuck at GND
    Warning (13410): Pin "dac_clk[6]" is stuck at GND
    Warning (13410): Pin "dac_clk[7]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[0]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[1]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[2]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[3]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[4]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[5]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[6]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[7]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[0]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[1]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[2]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[3]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[4]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[5]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[6]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[7]" is stuck at GND
    Warning (13410): Pin "smb_clk" is stuck at GND
    Warning (13410): Pin "mictor[0]" is stuck at GND
    Warning (13410): Pin "mictor[1]" is stuck at GND
    Warning (13410): Pin "mictor[2]" is stuck at GND
    Warning (13410): Pin "mictor[3]" is stuck at GND
    Warning (13410): Pin "mictor[4]" is stuck at GND
    Warning (13410): Pin "mictor[5]" is stuck at GND
    Warning (13410): Pin "mictor[6]" is stuck at GND
    Warning (13410): Pin "mictor[7]" is stuck at GND
    Warning (13410): Pin "mictor[8]" is stuck at GND
    Warning (13410): Pin "mictor[9]" is stuck at GND
    Warning (13410): Pin "mictor[10]" is stuck at GND
    Warning (13410): Pin "mictor[11]" is stuck at GND
    Warning (13410): Pin "mictor[12]" is stuck at GND
    Warning (13410): Pin "mictor[13]" is stuck at GND
    Warning (13410): Pin "mictor[14]" is stuck at GND
    Warning (13410): Pin "mictor[15]" is stuck at GND
    Warning (13410): Pin "mictor[16]" is stuck at GND
    Warning (13410): Pin "mictor[17]" is stuck at GND
    Warning (13410): Pin "mictor[18]" is stuck at GND
    Warning (13410): Pin "mictor[19]" is stuck at GND
    Warning (13410): Pin "mictor[20]" is stuck at GND
    Warning (13410): Pin "mictor[21]" is stuck at GND
    Warning (13410): Pin "mictor[22]" is stuck at GND
    Warning (13410): Pin "mictor[23]" is stuck at GND
    Warning (13410): Pin "mictor[24]" is stuck at GND
    Warning (13410): Pin "mictor[25]" is stuck at GND
    Warning (13410): Pin "mictor[26]" is stuck at GND
    Warning (13410): Pin "mictor[27]" is stuck at GND
    Warning (13410): Pin "mictor[28]" is stuck at GND
    Warning (13410): Pin "mictor[29]" is stuck at GND
    Warning (13410): Pin "mictor[30]" is stuck at GND
    Warning (13410): Pin "mictor[31]" is stuck at GND
Warning: Output port clk0 of PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst_n"
    Warning (15610): No output dependent on input pin "adc1_ovr"
    Warning (15610): No output dependent on input pin "adc2_ovr"
    Warning (15610): No output dependent on input pin "adc3_ovr"
    Warning (15610): No output dependent on input pin "adc4_ovr"
    Warning (15610): No output dependent on input pin "adc5_ovr"
    Warning (15610): No output dependent on input pin "adc6_ovr"
    Warning (15610): No output dependent on input pin "adc7_ovr"
    Warning (15610): No output dependent on input pin "adc8_ovr"
Info: Implemented 1583 device resources after synthesis - the final resource count might be different
    Info: Implemented 130 input pins
    Info: Implemented 196 output pins
    Info: Implemented 1144 logic cells
    Info: Implemented 112 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Thu Oct 09 13:31:57 2008
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


