// Seed: 846188262
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    input  wire id_2,
    output wand id_3,
    output wor  id_4
);
  always @(id_2, posedge id_2) begin
    id_3 = (id_1 * id_2);
  end
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_0
  );
  wire id_7;
  wire id_8;
  tri0 id_9 = 1'b0;
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4
);
  supply1 id_6 = id_6 < 1, id_7, id_8, id_9;
  module_0(
      id_3, id_1, id_1, id_0, id_3
  );
endmodule
