;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @120, 6
	SUB 12, 0
	MOV 0, <-20
	SUB @120, 6
	DAT #120, #0
	SUB @0, 2
	SLT 12, @10
	ADD <210, 30
	JMP <127, 100
	ADD 210, 30
	SPL 0, <-54
	SPL 0, <-54
	SUB 0, @0
	MOV 0, <-20
	JMP <126, #106
	SUB @126, @106
	SUB -7, <-420
	SUB @126, @106
	SUB @127, 100
	SUB @127, 100
	ADD 210, 30
	JMP <120, 6
	JMZ <130, 9
	DJN <130, 9
	SUB @127, 100
	MOV -16, <-20
	SUB -7, <-420
	SUB @120, 6
	SUB #12, @201
	SUB @120, 6
	SUB #130, 9
	JMP <126, #106
	ADD 200, 60
	SUB #-7, <-420
	JMN @12, #200
	SPL 0
	DJN -1, @-20
	SUB @121, 103
	DAT #200, #400
	MOV 0, <-20
	MOV -16, <-20
	SUB 0, @42
	MOV 0, <-20
	DJN -1, @-20
	SLT 12, @10
	MOV 0, <-20
	MOV 0, <-20
	MOV 0, <-20
	SPL 0, <-54
	SPL 0, <-54
