#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000001dcd10 .scope module, "tb_sram" "tb_sram" 2 3;
 .timescale -9 -11;
P_00000000001dcea0 .param/l "ADDRESS_BITS" 0 2 9, +C4<00000000000000000000000000000101>;
P_00000000001dced8 .param/l "DATA_WIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_00000000001dcf10 .param/l "NUM_REG" 0 2 9, +C4<00000000000000000000000000100000>;
P_00000000001dcf48 .param/l "STEP" 0 2 9, +C4<00000000000000000000000000010100>;
v0000000000872d20_0 .var "addr", 4 0;
v0000000000873540_0 .var "clk", 0 0;
v0000000000873720_0 .var "cs", 0 0;
v00000000008735e0_0 .var/i "i", 31 0;
v00000000008732c0_0 .var "rd", 0 0;
v0000000000872aa0_0 .net "rd_data", 7 0, L_00000000001d7bb0;  1 drivers
v0000000000872dc0_0 .var "we", 0 0;
v0000000000872e60_0 .var "wr_data", 7 0;
S_00000000008748e0 .scope module, "tb" "sram" 2 13, 3 1 0, S_00000000001dcd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "cs";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 5 "addr";
    .port_info 5 /INPUT 8 "wr_data";
    .port_info 6 /OUTPUT 8 "rd_data";
P_0000000000875bd0 .param/l "ADDRESS_BITS" 0 3 7, +C4<00000000000000000000000000000101>;
P_0000000000875c08 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000000000875c40 .param/l "NUM_REG" 0 3 7, +C4<00000000000000000000000000100000>;
L_00000000001d7bb0 .functor BUFZ 8, v0000000000874bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000001d7c60_0 .net "addr", 4 0, v0000000000872d20_0;  1 drivers
v0000000000874a70_0 .net "clk", 0 0, v0000000000873540_0;  1 drivers
v0000000000874b10_0 .net "cs", 0 0, v0000000000873720_0;  1 drivers
v0000000000874bb0_0 .var "data", 7 0;
v0000000000874c50 .array "mem", 0 31, 7 0;
v00000000008727d0_0 .net "rd", 0 0, v00000000008732c0_0;  1 drivers
v0000000000872870_0 .net "rd_data", 7 0, L_00000000001d7bb0;  alias, 1 drivers
v00000000008730e0_0 .net "we", 0 0, v0000000000872dc0_0;  1 drivers
v0000000000873680_0 .net "wr_data", 7 0, v0000000000872e60_0;  1 drivers
E_00000000008660f0 .event posedge, v0000000000874a70_0;
    .scope S_00000000008748e0;
T_0 ;
    %wait E_00000000008660f0;
    %load/vec4 v0000000000874b10_0;
    %load/vec4 v00000000008730e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000000873680_0;
    %load/vec4 v00000000001d7c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000874c50, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000874b10_0;
    %load/vec4 v00000000008727d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000001d7c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000874c50, 4;
    %store/vec4 v0000000000874bb0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000874bb0_0;
    %store/vec4 v0000000000874bb0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000001dcd10;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "test_sram_out.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb11111111111111111111111111111111, S_00000000008748e0 {0 0 0};
    %vpi_call 2 19 "$monitor", "%b", v0000000000872aa0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000001dcd10;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0000000000873540_0;
    %inv;
    %store/vec4 v0000000000873540_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000001dcd10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000873540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000873720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000872dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008732c0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000873720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000872dc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000872d20_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000872e60_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008735e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000000008735e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000000000872d20_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000000872d20_0, 0, 5;
    %load/vec4 v0000000000872e60_0;
    %addi 3, 0, 8;
    %store/vec4 v0000000000872e60_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v00000000008735e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008735e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000873720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000873720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000872dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008732c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008735e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000008735e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0000000000872d20_0;
    %subi 1, 0, 5;
    %store/vec4 v0000000000872d20_0, 0, 5;
    %delay 2000, 0;
    %load/vec4 v00000000008735e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008735e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sram.v";
    "sram.v";
