{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:04:03 2013 " "Info: Processing started: Tue Nov 19 19:04:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T4 " "Info: Assuming node \"T4\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "T4 register register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\] 275.03 MHz Internal " "Info: Clock \"T4\" Internal fmax is restricted to 275.03 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.280 ns + Longest register register " "Info: + Longest register to register delay is 2.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\] 1 REG LC_X8_Y17_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y17_N1; Fanout = 4; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.564 ns) 1.107 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella1~COUT 2 COMB LC_X8_Y17_N1 2 " "Info: 2: + IC(0.543 ns) + CELL(0.564 ns) = 1.107 ns; Loc. = LC_X8_Y17_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.185 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella2~COUT 3 COMB LC_X8_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.185 ns; Loc. = LC_X8_Y17_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.263 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella3~COUT 4 COMB LC_X8_Y17_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.263 ns; Loc. = LC_X8_Y17_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.441 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella4~COUT 5 COMB LC_X8_Y17_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.441 ns; Loc. = LC_X8_Y17_N4; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.280 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\] 6 REG LC_X8_Y17_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.280 ns; Loc. = LC_X8_Y17_N7; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.18 % ) " "Info: Total cell delay = 1.737 ns ( 76.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.543 ns ( 23.82 % ) " "Info: Total interconnect delay = 0.543 ns ( 23.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.280 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.280 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.543ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 7.762 ns + Shortest register " "Info: + Shortest clock path from clock \"T4\" to destination register is 7.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T4 1 CLK PIN_240 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.576 ns) + CELL(0.711 ns) 7.762 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\] 2 REG LC_X8_Y17_N7 2 " "Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X8_Y17_N7; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.16 % ) " "Info: Total cell delay = 2.186 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 71.84 % ) " "Info: Total interconnect delay = 5.576 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 7.762 ns - Longest register " "Info: - Longest clock path from clock \"T4\" to source register is 7.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T4 1 CLK PIN_240 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.576 ns) + CELL(0.711 ns) 7.762 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\] 2 REG LC_X8_Y17_N1 4 " "Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X8_Y17_N1; Fanout = 4; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.16 % ) " "Info: Total cell delay = 2.186 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 71.84 % ) " "Info: Total interconnect delay = 5.576 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.280 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.280 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.543ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst6\[0\] LDAR T4 0.833 ns register " "Info: tsu for register \"inst6\[0\]\" (data pin = \"LDAR\", clock pin = \"T4\") is 0.833 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.557 ns + Longest pin register " "Info: + Longest pin to register delay is 8.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LDAR 1 PIN PIN_238 8 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 8; PIN Node = 'LDAR'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDAR } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { -8 32 200 8 "LDAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.475 ns) + CELL(0.607 ns) 8.557 ns inst6\[0\] 2 REG LC_X10_Y16_N5 1 " "Info: 2: + IC(6.475 ns) + CELL(0.607 ns) = 8.557 ns; Loc. = LC_X10_Y16_N5; Fanout = 1; REG Node = 'inst6\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { LDAR inst6[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 24.33 % ) " "Info: Total cell delay = 2.082 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 75.67 % ) " "Info: Total interconnect delay = 6.475 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.557 ns" { LDAR inst6[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.557 ns" { LDAR {} LDAR~out0 {} inst6[0] {} } { 0.000ns 0.000ns 6.475ns } { 0.000ns 1.475ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 7.761 ns - Shortest register " "Info: - Shortest clock path from clock \"T4\" to destination register is 7.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T4 1 CLK PIN_240 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.575 ns) + CELL(0.711 ns) 7.761 ns inst6\[0\] 2 REG LC_X10_Y16_N5 1 " "Info: 2: + IC(5.575 ns) + CELL(0.711 ns) = 7.761 ns; Loc. = LC_X10_Y16_N5; Fanout = 1; REG Node = 'inst6\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.286 ns" { T4 inst6[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.17 % ) " "Info: Total cell delay = 2.186 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 71.83 % ) " "Info: Total interconnect delay = 5.575 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { T4 inst6[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { T4 {} T4~out0 {} inst6[0] {} } { 0.000ns 0.000ns 5.575ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.557 ns" { LDAR inst6[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.557 ns" { LDAR {} LDAR~out0 {} inst6[0] {} } { 0.000ns 0.000ns 6.475ns } { 0.000ns 1.475ns 0.607ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { T4 inst6[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { T4 {} T4~out0 {} inst6[0] {} } { 0.000ns 0.000ns 5.575ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "T4 Q\[2\] inst6\[2\] 14.066 ns register " "Info: tco from clock \"T4\" to destination pin \"Q\[2\]\" through register \"inst6\[2\]\" is 14.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 7.762 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to source register is 7.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T4 1 CLK PIN_240 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.576 ns) + CELL(0.711 ns) 7.762 ns inst6\[2\] 2 REG LC_X7_Y17_N7 1 " "Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X7_Y17_N7; Fanout = 1; REG Node = 'inst6\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { T4 inst6[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.16 % ) " "Info: Total cell delay = 2.186 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 71.84 % ) " "Info: Total interconnect delay = 5.576 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 inst6[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} inst6[2] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.080 ns + Longest register pin " "Info: + Longest register to pin delay is 6.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6\[2\] 1 REG LC_X7_Y17_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y17_N7; Fanout = 1; REG Node = 'inst6\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.956 ns) + CELL(2.124 ns) 6.080 ns Q\[2\] 2 PIN PIN_163 0 " "Info: 2: + IC(3.956 ns) + CELL(2.124 ns) = 6.080 ns; Loc. = PIN_163; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { inst6[2] Q[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 184 504 680 200 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 34.93 % ) " "Info: Total cell delay = 2.124 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 65.07 % ) " "Info: Total interconnect delay = 3.956 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { inst6[2] Q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { inst6[2] {} Q[2] {} } { 0.000ns 3.956ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 inst6[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} inst6[2] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { inst6[2] Q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { inst6[2] {} Q[2] {} } { 0.000ns 3.956ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] LED\[0\] 13.334 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"LED\[0\]\" is 13.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns B\[0\] 1 PIN PIN_1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 4; PIN Node = 'B\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 72 32 200 88 "B\[7..0\]" "" } { 272 344 401 288 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.093 ns) + CELL(0.575 ns) 8.137 ns inst4\[0\]~COUT1_80 2 COMB LC_X10_Y16_N0 1 " "Info: 2: + IC(6.093 ns) + CELL(0.575 ns) = 8.137 ns; Loc. = LC_X10_Y16_N0; Fanout = 1; COMB Node = 'inst4\[0\]~COUT1_80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { B[0] inst4[0]~COUT1_80 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 272 384 432 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.745 ns inst4\[0\]~53 3 COMB LC_X10_Y16_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 8.745 ns; Loc. = LC_X10_Y16_N1; Fanout = 1; COMB Node = 'inst4\[0\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst4[0]~COUT1_80 inst4[0]~53 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 272 384 432 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(2.124 ns) 13.334 ns LED\[0\] 4 PIN PIN_13 0 " "Info: 4: + IC(2.465 ns) + CELL(2.124 ns) = 13.334 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { inst4[0]~53 LED[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 280 456 632 296 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 35.82 % ) " "Info: Total cell delay = 4.776 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.558 ns ( 64.18 % ) " "Info: Total interconnect delay = 8.558 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.334 ns" { B[0] inst4[0]~COUT1_80 inst4[0]~53 LED[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.334 ns" { B[0] {} B[0]~out0 {} inst4[0]~COUT1_80 {} inst4[0]~53 {} LED[0] {} } { 0.000ns 0.000ns 6.093ns 0.000ns 2.465ns } { 0.000ns 1.469ns 0.575ns 0.608ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst6\[7\] B\[7\] T4 0.405 ns register " "Info: th for register \"inst6\[7\]\" (data pin = \"B\[7\]\", clock pin = \"T4\") is 0.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 7.762 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to destination register is 7.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns T4 1 CLK PIN_240 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.576 ns) + CELL(0.711 ns) 7.762 ns inst6\[7\] 2 REG LC_X7_Y17_N4 1 " "Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X7_Y17_N4; Fanout = 1; REG Node = 'inst6\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.287 ns" { T4 inst6[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.16 % ) " "Info: Total cell delay = 2.186 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 71.84 % ) " "Info: Total interconnect delay = 5.576 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} inst6[7] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.372 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns B\[7\] 1 PIN PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_12; Fanout = 4; PIN Node = 'B\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 72 32 200 88 "B\[7..0\]" "" } { 272 344 401 288 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.296 ns) + CELL(0.607 ns) 7.372 ns inst6\[7\] 2 REG LC_X7_Y17_N4 1 " "Info: 2: + IC(5.296 ns) + CELL(0.607 ns) = 7.372 ns; Loc. = LC_X7_Y17_N4; Fanout = 1; REG Node = 'inst6\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { B[7] inst6[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 28.16 % ) " "Info: Total cell delay = 2.076 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.296 ns ( 71.84 % ) " "Info: Total interconnect delay = 5.296 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.372 ns" { B[7] inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.372 ns" { B[7] {} B[7]~out0 {} inst6[7] {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { T4 inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { T4 {} T4~out0 {} inst6[7] {} } { 0.000ns 0.000ns 5.576ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.372 ns" { B[7] inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.372 ns" { B[7] {} B[7]~out0 {} inst6[7] {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:04:04 2013 " "Info: Processing ended: Tue Nov 19 19:04:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
