

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Apr  9 23:32:25 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.279 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   488120|   488121| 3.065 ms | 3.065 ms |  20482|  487426| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_U0        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s        |      989|      990|  6.210 us |  6.216 us |    989|     990|   none  |
        |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s          |       43|       43|  0.270 us |  0.270 us |     43|      43|   none  |
        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |     4806|   148956| 30.177 us |  0.935 ms |   4806|  148956|   none  |
        |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |    20481|   487425|  0.129 ms |  3.061 ms |  20481|  487425|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |     7692|     7692| 48.298 us | 48.298 us |   7692|    7692|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |     1686|     1686| 10.586 us | 10.586 us |   1686|    1686|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s      |     3848|     3848| 24.162 us | 24.162 us |   3848|    3848|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s      |      845|      845|  5.306 us |  5.306 us |    845|     845|   none  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       40|      -|    1361|   2984|    -|
|Instance         |        7|     16|   47053|  31110|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       47|     16|   48415|  34105|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       16|      7|      45|     64|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |        0|      1|   1927|   1731|    0|
    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |        0|      1|   2212|   1649|    0|
    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_U0        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s        |        5|     13|  39078|  20428|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |        0|      0|    734|   1405|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |        0|      0|    730|   1279|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s      |        0|      0|    186|    535|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s      |        0|      0|    184|    537|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s          |        2|      1|   2002|   3546|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                                        |        7|     16|  47053|  31110|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |layer11_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_10_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_11_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_12_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_2_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_3_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_4_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_5_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_6_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_7_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_8_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_9_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_1_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_2_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_3_V_U    |        4|  77|   0|    -|  3844|   16|    61504|
    |layer4_out_V_data_0_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_1_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_2_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_3_V_U    |        2|  67|   0|    -|  3844|    6|    23064|
    |layer5_out_V_data_0_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_1_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_2_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_3_V_U    |        1|  50|   0|    -|   961|   16|    15376|
    |layer6_out_V_data_0_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_1_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_2_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_3_V_U    |        1|  49|   0|    -|   841|   16|    13456|
    |layer8_out_V_data_0_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_1_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_2_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_3_V_U    |        1|  39|   0|    -|   841|    6|     5046|
    |layer9_out_V_data_0_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_1_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_2_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_3_V_U    |        1|  42|   0|    -|   196|   16|     3136|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |       40|1361|   0|    0| 42121|  512|   486536|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_start                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |        myproject        | return value |
|start_out                       | out |    1| ap_ctrl_hs |        myproject        | return value |
|start_write                     | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_clk                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |        myproject        | return value |
|conv1_input_V_data_0_V_dout     |  in |   16|   ap_fifo  |  conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |  conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_0_V_read     | out |    1|   ap_fifo  |  conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_1_V_dout     |  in |   16|   ap_fifo  |  conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |  conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_1_V_read     | out |    1|   ap_fifo  |  conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_2_V_dout     |  in |   16|   ap_fifo  |  conv1_input_V_data_2_V |    pointer   |
|conv1_input_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |  conv1_input_V_data_2_V |    pointer   |
|conv1_input_V_data_2_V_read     | out |    1|   ap_fifo  |  conv1_input_V_data_2_V |    pointer   |
|layer12_out_V_data_0_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_1_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_2_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_3_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_4_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_4_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_4_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_5_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_5_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_5_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_6_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_6_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_6_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_7_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_7_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_7_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_8_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_8_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_8_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_9_V_din      | out |   16|   ap_fifo  |  layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_9_V_full_n   |  in |    1|   ap_fifo  |  layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_9_V_write    | out |    1|   ap_fifo  |  layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_10_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_10_V |    pointer   |
|layer12_out_V_data_10_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_10_V |    pointer   |
|layer12_out_V_data_10_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_10_V |    pointer   |
|layer12_out_V_data_11_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_11_V |    pointer   |
|layer12_out_V_data_11_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_11_V |    pointer   |
|layer12_out_V_data_11_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_11_V |    pointer   |
|layer12_out_V_data_12_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_12_V |    pointer   |
|layer12_out_V_data_12_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_12_V |    pointer   |
|layer12_out_V_data_12_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_12_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 17 'alloca' 'layer2_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 18 'alloca' 'layer2_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 19 'alloca' 'layer2_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 20 'alloca' 'layer2_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer4_out_V_data_0_V = alloca i6, align 1" [firmware/myproject.cpp:39]   --->   Operation 21 'alloca' 'layer4_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer4_out_V_data_1_V = alloca i6, align 1" [firmware/myproject.cpp:39]   --->   Operation 22 'alloca' 'layer4_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer4_out_V_data_2_V = alloca i6, align 1" [firmware/myproject.cpp:39]   --->   Operation 23 'alloca' 'layer4_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer4_out_V_data_3_V = alloca i6, align 1" [firmware/myproject.cpp:39]   --->   Operation 24 'alloca' 'layer4_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer5_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 25 'alloca' 'layer5_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer5_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 26 'alloca' 'layer5_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer5_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 27 'alloca' 'layer5_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer5_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 28 'alloca' 'layer5_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer6_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 29 'alloca' 'layer6_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer6_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 30 'alloca' 'layer6_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer6_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 31 'alloca' 'layer6_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer6_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 32 'alloca' 'layer6_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer8_out_V_data_0_V = alloca i6, align 1" [firmware/myproject.cpp:51]   --->   Operation 33 'alloca' 'layer8_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer8_out_V_data_1_V = alloca i6, align 1" [firmware/myproject.cpp:51]   --->   Operation 34 'alloca' 'layer8_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer8_out_V_data_2_V = alloca i6, align 1" [firmware/myproject.cpp:51]   --->   Operation 35 'alloca' 'layer8_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer8_out_V_data_3_V = alloca i6, align 1" [firmware/myproject.cpp:51]   --->   Operation 36 'alloca' 'layer8_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer9_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 37 'alloca' 'layer9_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer9_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 38 'alloca' 'layer9_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer9_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 39 'alloca' 'layer9_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer9_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 40 'alloca' 'layer9_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer11_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 41 'alloca' 'layer11_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer11_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 42 'alloca' 'layer11_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer11_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 43 'alloca' 'layer11_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer11_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 44 'alloca' 'layer11_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer11_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 45 'alloca' 'layer11_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer11_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 46 'alloca' 'layer11_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer11_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 47 'alloca' 'layer11_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer11_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 48 'alloca' 'layer11_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer11_out_V_data_8_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 49 'alloca' 'layer11_out_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer11_out_V_data_9_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 50 'alloca' 'layer11_out_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer11_out_V_data_10_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 51 'alloca' 'layer11_out_V_data_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer11_out_V_data_11_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 52 'alloca' 'layer11_out_V_data_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer11_out_V_data_12_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 53 'alloca' 'layer11_out_V_data_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>"(i16* %conv1_input_V_data_0_V, i16* %conv1_input_V_data_1_V, i16* %conv1_input_V_data_2_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V)" [firmware/myproject.cpp:37]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>"(i16* %conv1_input_V_data_0_V, i16* %conv1_input_V_data_1_V, i16* %conv1_input_V_data_2_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V)" [firmware/myproject.cpp:37]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config4>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i6* %layer4_out_V_data_0_V, i6* %layer4_out_V_data_1_V, i6* %layer4_out_V_data_2_V, i6* %layer4_out_V_data_3_V)" [firmware/myproject.cpp:41]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config4>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i6* %layer4_out_V_data_0_V, i6* %layer4_out_V_data_1_V, i6* %layer4_out_V_data_2_V, i6* %layer4_out_V_data_3_V)" [firmware/myproject.cpp:41]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>"(i6* %layer4_out_V_data_0_V, i6* %layer4_out_V_data_1_V, i6* %layer4_out_V_data_2_V, i6* %layer4_out_V_data_3_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V)" [firmware/myproject.cpp:45]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>"(i6* %layer4_out_V_data_0_V, i6* %layer4_out_V_data_1_V, i6* %layer4_out_V_data_2_V, i6* %layer4_out_V_data_3_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V)" [firmware/myproject.cpp:45]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V)" [firmware/myproject.cpp:49]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V)" [firmware/myproject.cpp:49]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i6* %layer8_out_V_data_0_V, i6* %layer8_out_V_data_1_V, i6* %layer8_out_V_data_2_V, i6* %layer8_out_V_data_3_V)" [firmware/myproject.cpp:53]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i6* %layer8_out_V_data_0_V, i6* %layer8_out_V_data_1_V, i6* %layer8_out_V_data_2_V, i6* %layer8_out_V_data_3_V)" [firmware/myproject.cpp:53]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>"(i6* %layer8_out_V_data_0_V, i6* %layer8_out_V_data_1_V, i6* %layer8_out_V_data_2_V, i6* %layer8_out_V_data_3_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V)" [firmware/myproject.cpp:57]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>"(i6* %layer8_out_V_data_0_V, i6* %layer8_out_V_data_1_V, i6* %layer8_out_V_data_2_V, i6* %layer8_out_V_data_3_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V)" [firmware/myproject.cpp:57]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @"dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,13u>,config11>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V)" [firmware/myproject.cpp:62]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @"dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,13u>,config11>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V)" [firmware/myproject.cpp:62]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 68 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V)" [firmware/myproject.cpp:64]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_input_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_input_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_input_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/myproject.cpp:13]   --->   Operation 85 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)"   --->   Operation 86 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)"   --->   Operation 88 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_2_V)"   --->   Operation 90 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_3_V)"   --->   Operation 92 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i6* %layer4_out_V_data_0_V, i6* %layer4_out_V_data_0_V)"   --->   Operation 94 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i6* %layer4_out_V_data_1_V, i6* %layer4_out_V_data_1_V)"   --->   Operation 96 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i6* %layer4_out_V_data_2_V, i6* %layer4_out_V_data_2_V)"   --->   Operation 98 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3844, i32 3844, i6* %layer4_out_V_data_3_V, i6* %layer4_out_V_data_3_V)"   --->   Operation 100 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 961, i32 961, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)"   --->   Operation 102 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 961, i32 961, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)"   --->   Operation 104 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 961, i32 961, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)"   --->   Operation 106 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 961, i32 961, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)"   --->   Operation 108 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_0_V)"   --->   Operation 110 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_1_V)"   --->   Operation 112 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_2_V)"   --->   Operation 114 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_3_V)"   --->   Operation 116 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i6* %layer8_out_V_data_0_V, i6* %layer8_out_V_data_0_V)"   --->   Operation 118 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer8_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i6* %layer8_out_V_data_1_V, i6* %layer8_out_V_data_1_V)"   --->   Operation 120 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer8_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i6* %layer8_out_V_data_2_V, i6* %layer8_out_V_data_2_V)"   --->   Operation 122 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer8_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 841, i32 841, i6* %layer8_out_V_data_3_V, i6* %layer8_out_V_data_3_V)"   --->   Operation 124 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %layer8_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 196, i32 196, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_0_V)"   --->   Operation 126 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 196, i32 196, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_1_V)"   --->   Operation 128 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 196, i32 196, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_2_V)"   --->   Operation 130 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 196, i32 196, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_3_V)"   --->   Operation 132 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_0_V)"   --->   Operation 134 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_1_V)"   --->   Operation 136 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_2_V)"   --->   Operation 138 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_3_V)"   --->   Operation 140 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_4_V)"   --->   Operation 142 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_5_V)"   --->   Operation 144 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_6_V)"   --->   Operation 146 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_7_V)"   --->   Operation 148 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_8_V)"   --->   Operation 150 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_9_V)"   --->   Operation 152 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_10_V)"   --->   Operation 154 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_11_V)"   --->   Operation 156 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %layer11_out_V_data_12_V, i16* %layer11_out_V_data_12_V)"   --->   Operation 158 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_5_V, i16* %layer11_out_V_data_6_V, i16* %layer11_out_V_data_7_V, i16* %layer11_out_V_data_8_V, i16* %layer11_out_V_data_9_V, i16* %layer11_out_V_data_10_V, i16* %layer11_out_V_data_11_V, i16* %layer11_out_V_data_12_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V)" [firmware/myproject.cpp:64]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:66]   --->   Operation 161 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_input_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv1_input_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv1_input_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer12_out_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_3287]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1284_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1284_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1284_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1285]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2286]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w6_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ w11_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer2_out_V_data_0_V     (alloca              ) [ 01111111111111111]
layer2_out_V_data_1_V     (alloca              ) [ 01111111111111111]
layer2_out_V_data_2_V     (alloca              ) [ 01111111111111111]
layer2_out_V_data_3_V     (alloca              ) [ 01111111111111111]
layer4_out_V_data_0_V     (alloca              ) [ 00111111111111111]
layer4_out_V_data_1_V     (alloca              ) [ 00111111111111111]
layer4_out_V_data_2_V     (alloca              ) [ 00111111111111111]
layer4_out_V_data_3_V     (alloca              ) [ 00111111111111111]
layer5_out_V_data_0_V     (alloca              ) [ 00111111111111111]
layer5_out_V_data_1_V     (alloca              ) [ 00111111111111111]
layer5_out_V_data_2_V     (alloca              ) [ 00111111111111111]
layer5_out_V_data_3_V     (alloca              ) [ 00111111111111111]
layer6_out_V_data_0_V     (alloca              ) [ 00111111111111111]
layer6_out_V_data_1_V     (alloca              ) [ 00111111111111111]
layer6_out_V_data_2_V     (alloca              ) [ 00111111111111111]
layer6_out_V_data_3_V     (alloca              ) [ 00111111111111111]
layer8_out_V_data_0_V     (alloca              ) [ 00111111111111111]
layer8_out_V_data_1_V     (alloca              ) [ 00111111111111111]
layer8_out_V_data_2_V     (alloca              ) [ 00111111111111111]
layer8_out_V_data_3_V     (alloca              ) [ 00111111111111111]
layer9_out_V_data_0_V     (alloca              ) [ 00111111111111111]
layer9_out_V_data_1_V     (alloca              ) [ 00111111111111111]
layer9_out_V_data_2_V     (alloca              ) [ 00111111111111111]
layer9_out_V_data_3_V     (alloca              ) [ 00111111111111111]
layer11_out_V_data_0_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_1_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_2_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_3_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_4_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_5_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_6_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_7_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_8_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_9_V    (alloca              ) [ 00111111111111111]
layer11_out_V_data_10_V   (alloca              ) [ 00111111111111111]
layer11_out_V_data_11_V   (alloca              ) [ 00111111111111111]
layer11_out_V_data_12_V   (alloca              ) [ 00111111111111111]
call_ln37                 (call                ) [ 00000000000000000]
call_ln41                 (call                ) [ 00000000000000000]
call_ln45                 (call                ) [ 00000000000000000]
call_ln49                 (call                ) [ 00000000000000000]
call_ln53                 (call                ) [ 00000000000000000]
call_ln57                 (call                ) [ 00000000000000000]
call_ln62                 (call                ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 00000000000000000]
empty                     (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_66                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_67                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_68                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_69                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_70                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_71                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_72                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_73                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_74                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_75                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_76                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_77                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_78                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_79                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_80                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_81                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_82                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_83                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_84                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_85                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_86                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_87                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_88                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_89                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_90                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_91                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_92                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_93                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_94                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_95                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_96                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_97                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_98                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_99                  (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_100                 (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
empty_101                 (specchannel         ) [ 00000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000]
call_ln64                 (call                ) [ 00000000000000000]
ret_ln66                  (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_input_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_input_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_input_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_input_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_input_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_input_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer12_out_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer12_out_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer12_out_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer12_out_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer12_out_V_data_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer12_out_V_data_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer12_out_V_data_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer12_out_V_data_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer12_out_V_data_8_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer12_out_V_data_9_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer12_out_V_data_10_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer12_out_V_data_11_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer12_out_V_data_12_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_3287">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3287"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_24">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_25">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_25"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_26">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_26"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="line_buffer_Array_V_1284_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1284_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="line_buffer_Array_V_0_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="line_buffer_Array_V_1284_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1284_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="line_buffer_Array_V_0_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_V_1284_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1284_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_1285">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1285"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_2286">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2286"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="sX_3">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sY_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="pY_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="pX_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="outidx3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="w2_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="pX_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="sX_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="pY_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="sY_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="line_buffer_Array_V_2_0_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="kernel_data_V_1_9">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="kernel_data_V_1_10">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="kernel_data_V_1_11">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="kernel_data_V_1_18">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_18"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="kernel_data_V_1_19">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="kernel_data_V_1_20">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="kernel_data_V_1_28">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_28"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="kernel_data_V_1_29">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_29"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="kernel_data_V_1_30">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_30"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="kernel_data_V_1_31">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_31"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="kernel_data_V_1_32">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="kernel_data_V_1_33">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_33"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="kernel_data_V_1_34">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="kernel_data_V_1_35">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="line_buffer_Array_V_1_1_3">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="kernel_data_V_1_0">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="kernel_data_V_1_3">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="kernel_data_V_1_24">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_24"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="kernel_data_V_1_25">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_25"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="kernel_data_V_1_26">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_26"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="kernel_data_V_1_27">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_27"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="sX_2">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="sY_2">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="pY_2">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="pX_2">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="outidx">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="w6_V">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="pX">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="sX">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="pY">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="sY">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="kernel_data_V_3_4">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_4"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="kernel_data_V_3_5">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_5"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="kernel_data_V_3_6">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_6"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="kernel_data_V_3_7">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_7"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="kernel_data_V_3_12">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_12"/></StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="kernel_data_V_3_13">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_13"/></StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="kernel_data_V_3_14">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_14"/></StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="kernel_data_V_3_15">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_15"/></StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="w11_V">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="exp_table1">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="invert_table2">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8>"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,13u>,config11>"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<array,array<ap_fixed<16,6,5,3,0>,13u>,softmax_config12>"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_4_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_5_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_6_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_7_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_8_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_9_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_10_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_11_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_OC_V_OC_data_LF_12_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="402" class="1004" name="layer2_out_V_data_0_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="layer2_out_V_data_1_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="layer2_out_V_data_2_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="layer2_out_V_data_3_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="layer4_out_V_data_0_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="layer4_out_V_data_1_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="layer4_out_V_data_2_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="layer4_out_V_data_3_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="layer5_out_V_data_0_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="layer5_out_V_data_1_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="layer5_out_V_data_2_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="layer5_out_V_data_3_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="layer6_out_V_data_0_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="layer6_out_V_data_1_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="layer6_out_V_data_2_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="layer6_out_V_data_3_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="layer8_out_V_data_0_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="layer8_out_V_data_1_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="layer8_out_V_data_2_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="layer8_out_V_data_3_V_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="layer9_out_V_data_0_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="layer9_out_V_data_1_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="layer9_out_V_data_2_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="layer9_out_V_data_3_V_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="layer11_out_V_data_0_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="layer11_out_V_data_1_V_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="layer11_out_V_data_2_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="layer11_out_V_data_3_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="layer11_out_V_data_4_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_4_V/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="layer11_out_V_data_5_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_5_V/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="layer11_out_V_data_6_V_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_6_V/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="layer11_out_V_data_7_V_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_7_V/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="layer11_out_V_data_8_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_8_V/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="layer11_out_V_data_9_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_9_V/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="layer11_out_V_data_10_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_10_V/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="layer11_out_V_data_11_V_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_11_V/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="layer11_out_V_data_12_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out_V_data_12_V/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="0" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="12"/>
<pin id="553" dir="0" index="2" bw="16" slack="12"/>
<pin id="554" dir="0" index="3" bw="16" slack="12"/>
<pin id="555" dir="0" index="4" bw="16" slack="12"/>
<pin id="556" dir="0" index="5" bw="16" slack="12"/>
<pin id="557" dir="0" index="6" bw="16" slack="12"/>
<pin id="558" dir="0" index="7" bw="16" slack="12"/>
<pin id="559" dir="0" index="8" bw="16" slack="12"/>
<pin id="560" dir="0" index="9" bw="16" slack="12"/>
<pin id="561" dir="0" index="10" bw="16" slack="12"/>
<pin id="562" dir="0" index="11" bw="16" slack="12"/>
<pin id="563" dir="0" index="12" bw="16" slack="12"/>
<pin id="564" dir="0" index="13" bw="16" slack="12"/>
<pin id="565" dir="0" index="14" bw="16" slack="12"/>
<pin id="566" dir="0" index="15" bw="16" slack="12"/>
<pin id="567" dir="0" index="16" bw="16" slack="12"/>
<pin id="568" dir="0" index="17" bw="16" slack="12"/>
<pin id="569" dir="0" index="18" bw="77" slack="0"/>
<pin id="570" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="0" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="14"/>
<pin id="576" dir="0" index="2" bw="16" slack="14"/>
<pin id="577" dir="0" index="3" bw="16" slack="14"/>
<pin id="578" dir="0" index="4" bw="16" slack="14"/>
<pin id="579" dir="0" index="5" bw="16" slack="14"/>
<pin id="580" dir="0" index="6" bw="16" slack="14"/>
<pin id="581" dir="0" index="7" bw="16" slack="14"/>
<pin id="582" dir="0" index="8" bw="16" slack="14"/>
<pin id="583" dir="0" index="9" bw="16" slack="14"/>
<pin id="584" dir="0" index="10" bw="16" slack="14"/>
<pin id="585" dir="0" index="11" bw="16" slack="14"/>
<pin id="586" dir="0" index="12" bw="16" slack="14"/>
<pin id="587" dir="0" index="13" bw="16" slack="14"/>
<pin id="588" dir="0" index="14" bw="16" slack="0"/>
<pin id="589" dir="0" index="15" bw="16" slack="0"/>
<pin id="590" dir="0" index="16" bw="16" slack="0"/>
<pin id="591" dir="0" index="17" bw="16" slack="0"/>
<pin id="592" dir="0" index="18" bw="16" slack="0"/>
<pin id="593" dir="0" index="19" bw="16" slack="0"/>
<pin id="594" dir="0" index="20" bw="16" slack="0"/>
<pin id="595" dir="0" index="21" bw="16" slack="0"/>
<pin id="596" dir="0" index="22" bw="16" slack="0"/>
<pin id="597" dir="0" index="23" bw="16" slack="0"/>
<pin id="598" dir="0" index="24" bw="16" slack="0"/>
<pin id="599" dir="0" index="25" bw="16" slack="0"/>
<pin id="600" dir="0" index="26" bw="16" slack="0"/>
<pin id="601" dir="0" index="27" bw="17" slack="0"/>
<pin id="602" dir="0" index="28" bw="18" slack="0"/>
<pin id="603" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/15 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="0" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="6"/>
<pin id="623" dir="0" index="2" bw="16" slack="6"/>
<pin id="624" dir="0" index="3" bw="16" slack="6"/>
<pin id="625" dir="0" index="4" bw="16" slack="6"/>
<pin id="626" dir="0" index="5" bw="16" slack="6"/>
<pin id="627" dir="0" index="6" bw="16" slack="6"/>
<pin id="628" dir="0" index="7" bw="16" slack="6"/>
<pin id="629" dir="0" index="8" bw="16" slack="6"/>
<pin id="630" dir="0" index="9" bw="16" slack="0"/>
<pin id="631" dir="0" index="10" bw="16" slack="0"/>
<pin id="632" dir="0" index="11" bw="16" slack="0"/>
<pin id="633" dir="0" index="12" bw="16" slack="0"/>
<pin id="634" dir="0" index="13" bw="16" slack="0"/>
<pin id="635" dir="0" index="14" bw="16" slack="0"/>
<pin id="636" dir="0" index="15" bw="16" slack="0"/>
<pin id="637" dir="0" index="16" bw="16" slack="0"/>
<pin id="638" dir="0" index="17" bw="16" slack="0"/>
<pin id="639" dir="0" index="18" bw="16" slack="0"/>
<pin id="640" dir="0" index="19" bw="16" slack="0"/>
<pin id="641" dir="0" index="20" bw="16" slack="0"/>
<pin id="642" dir="0" index="21" bw="16" slack="0"/>
<pin id="643" dir="0" index="22" bw="16" slack="0"/>
<pin id="644" dir="0" index="23" bw="16" slack="0"/>
<pin id="645" dir="0" index="24" bw="16" slack="0"/>
<pin id="646" dir="0" index="25" bw="16" slack="0"/>
<pin id="647" dir="0" index="26" bw="16" slack="0"/>
<pin id="648" dir="0" index="27" bw="16" slack="0"/>
<pin id="649" dir="0" index="28" bw="16" slack="0"/>
<pin id="650" dir="0" index="29" bw="16" slack="0"/>
<pin id="651" dir="0" index="30" bw="16" slack="0"/>
<pin id="652" dir="0" index="31" bw="16" slack="0"/>
<pin id="653" dir="0" index="32" bw="16" slack="0"/>
<pin id="654" dir="0" index="33" bw="16" slack="0"/>
<pin id="655" dir="0" index="34" bw="16" slack="0"/>
<pin id="656" dir="0" index="35" bw="16" slack="0"/>
<pin id="657" dir="0" index="36" bw="16" slack="0"/>
<pin id="658" dir="0" index="37" bw="16" slack="0"/>
<pin id="659" dir="0" index="38" bw="16" slack="0"/>
<pin id="660" dir="0" index="39" bw="16" slack="0"/>
<pin id="661" dir="0" index="40" bw="16" slack="0"/>
<pin id="662" dir="0" index="41" bw="16" slack="0"/>
<pin id="663" dir="0" index="42" bw="16" slack="0"/>
<pin id="664" dir="0" index="43" bw="16" slack="0"/>
<pin id="665" dir="0" index="44" bw="16" slack="0"/>
<pin id="666" dir="0" index="45" bw="16" slack="0"/>
<pin id="667" dir="0" index="46" bw="16" slack="0"/>
<pin id="668" dir="0" index="47" bw="16" slack="0"/>
<pin id="669" dir="0" index="48" bw="16" slack="0"/>
<pin id="670" dir="0" index="49" bw="16" slack="0"/>
<pin id="671" dir="0" index="50" bw="16" slack="0"/>
<pin id="672" dir="0" index="51" bw="16" slack="0"/>
<pin id="673" dir="0" index="52" bw="16" slack="0"/>
<pin id="674" dir="0" index="53" bw="32" slack="0"/>
<pin id="675" dir="0" index="54" bw="32" slack="0"/>
<pin id="676" dir="0" index="55" bw="32" slack="0"/>
<pin id="677" dir="0" index="56" bw="32" slack="0"/>
<pin id="678" dir="0" index="57" bw="2" slack="0"/>
<pin id="679" dir="0" index="58" bw="6" slack="0"/>
<pin id="680" dir="1" index="59" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="0" slack="0"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="0" index="2" bw="16" slack="0"/>
<pin id="736" dir="0" index="3" bw="16" slack="0"/>
<pin id="737" dir="0" index="4" bw="16" slack="0"/>
<pin id="738" dir="0" index="5" bw="16" slack="0"/>
<pin id="739" dir="0" index="6" bw="16" slack="0"/>
<pin id="740" dir="0" index="7" bw="16" slack="0"/>
<pin id="741" dir="0" index="8" bw="16" slack="0"/>
<pin id="742" dir="0" index="9" bw="16" slack="0"/>
<pin id="743" dir="0" index="10" bw="16" slack="0"/>
<pin id="744" dir="0" index="11" bw="16" slack="0"/>
<pin id="745" dir="0" index="12" bw="16" slack="0"/>
<pin id="746" dir="0" index="13" bw="16" slack="0"/>
<pin id="747" dir="0" index="14" bw="16" slack="0"/>
<pin id="748" dir="0" index="15" bw="16" slack="0"/>
<pin id="749" dir="0" index="16" bw="16" slack="0"/>
<pin id="750" dir="0" index="17" bw="16" slack="0"/>
<pin id="751" dir="0" index="18" bw="16" slack="0"/>
<pin id="752" dir="0" index="19" bw="16" slack="0"/>
<pin id="753" dir="0" index="20" bw="16" slack="0"/>
<pin id="754" dir="0" index="21" bw="16" slack="0"/>
<pin id="755" dir="0" index="22" bw="16" slack="0"/>
<pin id="756" dir="0" index="23" bw="16" slack="0"/>
<pin id="757" dir="0" index="24" bw="16" slack="0"/>
<pin id="758" dir="0" index="25" bw="16" slack="0"/>
<pin id="759" dir="0" index="26" bw="16" slack="0"/>
<pin id="760" dir="0" index="27" bw="16" slack="0"/>
<pin id="761" dir="0" index="28" bw="16" slack="0"/>
<pin id="762" dir="0" index="29" bw="16" slack="0"/>
<pin id="763" dir="0" index="30" bw="16" slack="0"/>
<pin id="764" dir="0" index="31" bw="16" slack="0"/>
<pin id="765" dir="0" index="32" bw="16" slack="0"/>
<pin id="766" dir="0" index="33" bw="16" slack="0"/>
<pin id="767" dir="0" index="34" bw="16" slack="0"/>
<pin id="768" dir="0" index="35" bw="16" slack="0"/>
<pin id="769" dir="0" index="36" bw="16" slack="0"/>
<pin id="770" dir="0" index="37" bw="16" slack="0"/>
<pin id="771" dir="0" index="38" bw="16" slack="0"/>
<pin id="772" dir="0" index="39" bw="16" slack="0"/>
<pin id="773" dir="0" index="40" bw="16" slack="0"/>
<pin id="774" dir="0" index="41" bw="32" slack="0"/>
<pin id="775" dir="0" index="42" bw="32" slack="0"/>
<pin id="776" dir="0" index="43" bw="32" slack="0"/>
<pin id="777" dir="0" index="44" bw="32" slack="0"/>
<pin id="778" dir="0" index="45" bw="2" slack="0"/>
<pin id="779" dir="0" index="46" bw="6" slack="0"/>
<pin id="780" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="0" slack="0"/>
<pin id="826" dir="0" index="1" bw="6" slack="4"/>
<pin id="827" dir="0" index="2" bw="6" slack="4"/>
<pin id="828" dir="0" index="3" bw="6" slack="4"/>
<pin id="829" dir="0" index="4" bw="6" slack="4"/>
<pin id="830" dir="0" index="5" bw="16" slack="4"/>
<pin id="831" dir="0" index="6" bw="16" slack="4"/>
<pin id="832" dir="0" index="7" bw="16" slack="4"/>
<pin id="833" dir="0" index="8" bw="16" slack="4"/>
<pin id="834" dir="0" index="9" bw="32" slack="0"/>
<pin id="835" dir="0" index="10" bw="32" slack="0"/>
<pin id="836" dir="0" index="11" bw="32" slack="0"/>
<pin id="837" dir="0" index="12" bw="32" slack="0"/>
<pin id="838" dir="0" index="13" bw="6" slack="0"/>
<pin id="839" dir="0" index="14" bw="6" slack="0"/>
<pin id="840" dir="0" index="15" bw="6" slack="0"/>
<pin id="841" dir="0" index="16" bw="6" slack="0"/>
<pin id="842" dir="0" index="17" bw="6" slack="0"/>
<pin id="843" dir="0" index="18" bw="6" slack="0"/>
<pin id="844" dir="0" index="19" bw="6" slack="0"/>
<pin id="845" dir="0" index="20" bw="6" slack="0"/>
<pin id="846" dir="0" index="21" bw="6" slack="0"/>
<pin id="847" dir="0" index="22" bw="6" slack="0"/>
<pin id="848" dir="0" index="23" bw="6" slack="0"/>
<pin id="849" dir="0" index="24" bw="6" slack="0"/>
<pin id="850" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="0" slack="0"/>
<pin id="870" dir="0" index="1" bw="6" slack="10"/>
<pin id="871" dir="0" index="2" bw="6" slack="10"/>
<pin id="872" dir="0" index="3" bw="6" slack="10"/>
<pin id="873" dir="0" index="4" bw="6" slack="10"/>
<pin id="874" dir="0" index="5" bw="16" slack="10"/>
<pin id="875" dir="0" index="6" bw="16" slack="10"/>
<pin id="876" dir="0" index="7" bw="16" slack="10"/>
<pin id="877" dir="0" index="8" bw="16" slack="10"/>
<pin id="878" dir="0" index="9" bw="32" slack="0"/>
<pin id="879" dir="0" index="10" bw="32" slack="0"/>
<pin id="880" dir="0" index="11" bw="32" slack="0"/>
<pin id="881" dir="0" index="12" bw="32" slack="0"/>
<pin id="882" dir="0" index="13" bw="6" slack="0"/>
<pin id="883" dir="0" index="14" bw="6" slack="0"/>
<pin id="884" dir="0" index="15" bw="6" slack="0"/>
<pin id="885" dir="0" index="16" bw="6" slack="0"/>
<pin id="886" dir="0" index="17" bw="6" slack="0"/>
<pin id="887" dir="0" index="18" bw="6" slack="0"/>
<pin id="888" dir="0" index="19" bw="6" slack="0"/>
<pin id="889" dir="0" index="20" bw="6" slack="0"/>
<pin id="890" dir="0" index="21" bw="6" slack="0"/>
<pin id="891" dir="0" index="22" bw="6" slack="0"/>
<pin id="892" dir="0" index="23" bw="6" slack="0"/>
<pin id="893" dir="0" index="24" bw="6" slack="0"/>
<pin id="894" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/11 "/>
</bind>
</comp>

<comp id="912" class="1004" name="grp_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="0" slack="0"/>
<pin id="914" dir="0" index="1" bw="16" slack="2"/>
<pin id="915" dir="0" index="2" bw="16" slack="2"/>
<pin id="916" dir="0" index="3" bw="16" slack="2"/>
<pin id="917" dir="0" index="4" bw="16" slack="2"/>
<pin id="918" dir="0" index="5" bw="6" slack="2"/>
<pin id="919" dir="0" index="6" bw="6" slack="2"/>
<pin id="920" dir="0" index="7" bw="6" slack="2"/>
<pin id="921" dir="0" index="8" bw="6" slack="2"/>
<pin id="922" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="grp_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="0" slack="0"/>
<pin id="926" dir="0" index="1" bw="16" slack="8"/>
<pin id="927" dir="0" index="2" bw="16" slack="8"/>
<pin id="928" dir="0" index="3" bw="16" slack="8"/>
<pin id="929" dir="0" index="4" bw="16" slack="8"/>
<pin id="930" dir="0" index="5" bw="6" slack="8"/>
<pin id="931" dir="0" index="6" bw="6" slack="8"/>
<pin id="932" dir="0" index="7" bw="6" slack="8"/>
<pin id="933" dir="0" index="8" bw="6" slack="8"/>
<pin id="934" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/9 "/>
</bind>
</comp>

<comp id="936" class="1005" name="layer2_out_V_data_0_V_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer2_out_V_data_0_V "/>
</bind>
</comp>

<comp id="942" class="1005" name="layer2_out_V_data_1_V_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="0"/>
<pin id="944" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer2_out_V_data_1_V "/>
</bind>
</comp>

<comp id="948" class="1005" name="layer2_out_V_data_2_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer2_out_V_data_2_V "/>
</bind>
</comp>

<comp id="954" class="1005" name="layer2_out_V_data_3_V_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer2_out_V_data_3_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="layer4_out_V_data_0_V_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="2"/>
<pin id="962" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="layer4_out_V_data_0_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="layer4_out_V_data_1_V_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="2"/>
<pin id="968" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="layer4_out_V_data_1_V "/>
</bind>
</comp>

<comp id="972" class="1005" name="layer4_out_V_data_2_V_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="2"/>
<pin id="974" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="layer4_out_V_data_2_V "/>
</bind>
</comp>

<comp id="978" class="1005" name="layer4_out_V_data_3_V_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="6" slack="2"/>
<pin id="980" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="layer4_out_V_data_3_V "/>
</bind>
</comp>

<comp id="984" class="1005" name="layer5_out_V_data_0_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="4"/>
<pin id="986" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_0_V "/>
</bind>
</comp>

<comp id="990" class="1005" name="layer5_out_V_data_1_V_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="4"/>
<pin id="992" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_1_V "/>
</bind>
</comp>

<comp id="996" class="1005" name="layer5_out_V_data_2_V_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="4"/>
<pin id="998" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_2_V "/>
</bind>
</comp>

<comp id="1002" class="1005" name="layer5_out_V_data_3_V_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="4"/>
<pin id="1004" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_3_V "/>
</bind>
</comp>

<comp id="1008" class="1005" name="layer6_out_V_data_0_V_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="6"/>
<pin id="1010" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="layer6_out_V_data_0_V "/>
</bind>
</comp>

<comp id="1014" class="1005" name="layer6_out_V_data_1_V_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="6"/>
<pin id="1016" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="layer6_out_V_data_1_V "/>
</bind>
</comp>

<comp id="1020" class="1005" name="layer6_out_V_data_2_V_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="6"/>
<pin id="1022" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="layer6_out_V_data_2_V "/>
</bind>
</comp>

<comp id="1026" class="1005" name="layer6_out_V_data_3_V_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="6"/>
<pin id="1028" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="layer6_out_V_data_3_V "/>
</bind>
</comp>

<comp id="1032" class="1005" name="layer8_out_V_data_0_V_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="6" slack="8"/>
<pin id="1034" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="layer8_out_V_data_0_V "/>
</bind>
</comp>

<comp id="1038" class="1005" name="layer8_out_V_data_1_V_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="8"/>
<pin id="1040" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="layer8_out_V_data_1_V "/>
</bind>
</comp>

<comp id="1044" class="1005" name="layer8_out_V_data_2_V_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="6" slack="8"/>
<pin id="1046" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="layer8_out_V_data_2_V "/>
</bind>
</comp>

<comp id="1050" class="1005" name="layer8_out_V_data_3_V_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="8"/>
<pin id="1052" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="layer8_out_V_data_3_V "/>
</bind>
</comp>

<comp id="1056" class="1005" name="layer9_out_V_data_0_V_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="10"/>
<pin id="1058" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer9_out_V_data_0_V "/>
</bind>
</comp>

<comp id="1062" class="1005" name="layer9_out_V_data_1_V_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="10"/>
<pin id="1064" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer9_out_V_data_1_V "/>
</bind>
</comp>

<comp id="1068" class="1005" name="layer9_out_V_data_2_V_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="10"/>
<pin id="1070" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer9_out_V_data_2_V "/>
</bind>
</comp>

<comp id="1074" class="1005" name="layer9_out_V_data_3_V_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="10"/>
<pin id="1076" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="layer9_out_V_data_3_V "/>
</bind>
</comp>

<comp id="1080" class="1005" name="layer11_out_V_data_0_V_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="12"/>
<pin id="1082" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_0_V "/>
</bind>
</comp>

<comp id="1086" class="1005" name="layer11_out_V_data_1_V_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="12"/>
<pin id="1088" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_1_V "/>
</bind>
</comp>

<comp id="1092" class="1005" name="layer11_out_V_data_2_V_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="12"/>
<pin id="1094" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_2_V "/>
</bind>
</comp>

<comp id="1098" class="1005" name="layer11_out_V_data_3_V_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="12"/>
<pin id="1100" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_3_V "/>
</bind>
</comp>

<comp id="1104" class="1005" name="layer11_out_V_data_4_V_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="12"/>
<pin id="1106" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_4_V "/>
</bind>
</comp>

<comp id="1110" class="1005" name="layer11_out_V_data_5_V_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="12"/>
<pin id="1112" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_5_V "/>
</bind>
</comp>

<comp id="1116" class="1005" name="layer11_out_V_data_6_V_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="12"/>
<pin id="1118" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_6_V "/>
</bind>
</comp>

<comp id="1122" class="1005" name="layer11_out_V_data_7_V_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="12"/>
<pin id="1124" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_7_V "/>
</bind>
</comp>

<comp id="1128" class="1005" name="layer11_out_V_data_8_V_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="12"/>
<pin id="1130" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_8_V "/>
</bind>
</comp>

<comp id="1134" class="1005" name="layer11_out_V_data_9_V_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="12"/>
<pin id="1136" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_9_V "/>
</bind>
</comp>

<comp id="1140" class="1005" name="layer11_out_V_data_10_V_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="12"/>
<pin id="1142" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_10_V "/>
</bind>
</comp>

<comp id="1146" class="1005" name="layer11_out_V_data_11_V_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="12"/>
<pin id="1148" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_11_V "/>
</bind>
</comp>

<comp id="1152" class="1005" name="layer11_out_V_data_12_V_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="12"/>
<pin id="1154" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="layer11_out_V_data_12_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="405"><net_src comp="280" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="280" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="280" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="280" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="280" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="280" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="280" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="280" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="280" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="280" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="280" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="280" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="280" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="280" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="280" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="280" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="280" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="280" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="280" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="280" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="280" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="280" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="280" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="280" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="280" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="280" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="280" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="280" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="280" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="280" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="280" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="280" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="280" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="280" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="280" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="280" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="280" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="571"><net_src comp="294" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="572"><net_src comp="274" pin="0"/><net_sink comp="550" pin=18"/></net>

<net id="604"><net_src comp="296" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="605"><net_src comp="6" pin="0"/><net_sink comp="573" pin=14"/></net>

<net id="606"><net_src comp="8" pin="0"/><net_sink comp="573" pin=15"/></net>

<net id="607"><net_src comp="10" pin="0"/><net_sink comp="573" pin=16"/></net>

<net id="608"><net_src comp="12" pin="0"/><net_sink comp="573" pin=17"/></net>

<net id="609"><net_src comp="14" pin="0"/><net_sink comp="573" pin=18"/></net>

<net id="610"><net_src comp="16" pin="0"/><net_sink comp="573" pin=19"/></net>

<net id="611"><net_src comp="18" pin="0"/><net_sink comp="573" pin=20"/></net>

<net id="612"><net_src comp="20" pin="0"/><net_sink comp="573" pin=21"/></net>

<net id="613"><net_src comp="22" pin="0"/><net_sink comp="573" pin=22"/></net>

<net id="614"><net_src comp="24" pin="0"/><net_sink comp="573" pin=23"/></net>

<net id="615"><net_src comp="26" pin="0"/><net_sink comp="573" pin=24"/></net>

<net id="616"><net_src comp="28" pin="0"/><net_sink comp="573" pin=25"/></net>

<net id="617"><net_src comp="30" pin="0"/><net_sink comp="573" pin=26"/></net>

<net id="618"><net_src comp="276" pin="0"/><net_sink comp="573" pin=27"/></net>

<net id="619"><net_src comp="278" pin="0"/><net_sink comp="573" pin=28"/></net>

<net id="681"><net_src comp="288" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="682"><net_src comp="142" pin="0"/><net_sink comp="620" pin=9"/></net>

<net id="683"><net_src comp="144" pin="0"/><net_sink comp="620" pin=10"/></net>

<net id="684"><net_src comp="146" pin="0"/><net_sink comp="620" pin=11"/></net>

<net id="685"><net_src comp="148" pin="0"/><net_sink comp="620" pin=12"/></net>

<net id="686"><net_src comp="150" pin="0"/><net_sink comp="620" pin=13"/></net>

<net id="687"><net_src comp="152" pin="0"/><net_sink comp="620" pin=14"/></net>

<net id="688"><net_src comp="154" pin="0"/><net_sink comp="620" pin=15"/></net>

<net id="689"><net_src comp="156" pin="0"/><net_sink comp="620" pin=16"/></net>

<net id="690"><net_src comp="158" pin="0"/><net_sink comp="620" pin=17"/></net>

<net id="691"><net_src comp="160" pin="0"/><net_sink comp="620" pin=18"/></net>

<net id="692"><net_src comp="162" pin="0"/><net_sink comp="620" pin=19"/></net>

<net id="693"><net_src comp="164" pin="0"/><net_sink comp="620" pin=20"/></net>

<net id="694"><net_src comp="166" pin="0"/><net_sink comp="620" pin=21"/></net>

<net id="695"><net_src comp="168" pin="0"/><net_sink comp="620" pin=22"/></net>

<net id="696"><net_src comp="170" pin="0"/><net_sink comp="620" pin=23"/></net>

<net id="697"><net_src comp="172" pin="0"/><net_sink comp="620" pin=24"/></net>

<net id="698"><net_src comp="174" pin="0"/><net_sink comp="620" pin=25"/></net>

<net id="699"><net_src comp="176" pin="0"/><net_sink comp="620" pin=26"/></net>

<net id="700"><net_src comp="178" pin="0"/><net_sink comp="620" pin=27"/></net>

<net id="701"><net_src comp="180" pin="0"/><net_sink comp="620" pin=28"/></net>

<net id="702"><net_src comp="182" pin="0"/><net_sink comp="620" pin=29"/></net>

<net id="703"><net_src comp="184" pin="0"/><net_sink comp="620" pin=30"/></net>

<net id="704"><net_src comp="186" pin="0"/><net_sink comp="620" pin=31"/></net>

<net id="705"><net_src comp="188" pin="0"/><net_sink comp="620" pin=32"/></net>

<net id="706"><net_src comp="190" pin="0"/><net_sink comp="620" pin=33"/></net>

<net id="707"><net_src comp="192" pin="0"/><net_sink comp="620" pin=34"/></net>

<net id="708"><net_src comp="194" pin="0"/><net_sink comp="620" pin=35"/></net>

<net id="709"><net_src comp="196" pin="0"/><net_sink comp="620" pin=36"/></net>

<net id="710"><net_src comp="198" pin="0"/><net_sink comp="620" pin=37"/></net>

<net id="711"><net_src comp="200" pin="0"/><net_sink comp="620" pin=38"/></net>

<net id="712"><net_src comp="202" pin="0"/><net_sink comp="620" pin=39"/></net>

<net id="713"><net_src comp="204" pin="0"/><net_sink comp="620" pin=40"/></net>

<net id="714"><net_src comp="206" pin="0"/><net_sink comp="620" pin=41"/></net>

<net id="715"><net_src comp="208" pin="0"/><net_sink comp="620" pin=42"/></net>

<net id="716"><net_src comp="210" pin="0"/><net_sink comp="620" pin=43"/></net>

<net id="717"><net_src comp="212" pin="0"/><net_sink comp="620" pin=44"/></net>

<net id="718"><net_src comp="214" pin="0"/><net_sink comp="620" pin=45"/></net>

<net id="719"><net_src comp="216" pin="0"/><net_sink comp="620" pin=46"/></net>

<net id="720"><net_src comp="218" pin="0"/><net_sink comp="620" pin=47"/></net>

<net id="721"><net_src comp="220" pin="0"/><net_sink comp="620" pin=48"/></net>

<net id="722"><net_src comp="222" pin="0"/><net_sink comp="620" pin=49"/></net>

<net id="723"><net_src comp="224" pin="0"/><net_sink comp="620" pin=50"/></net>

<net id="724"><net_src comp="226" pin="0"/><net_sink comp="620" pin=51"/></net>

<net id="725"><net_src comp="228" pin="0"/><net_sink comp="620" pin=52"/></net>

<net id="726"><net_src comp="230" pin="0"/><net_sink comp="620" pin=53"/></net>

<net id="727"><net_src comp="232" pin="0"/><net_sink comp="620" pin=54"/></net>

<net id="728"><net_src comp="234" pin="0"/><net_sink comp="620" pin=55"/></net>

<net id="729"><net_src comp="236" pin="0"/><net_sink comp="620" pin=56"/></net>

<net id="730"><net_src comp="238" pin="0"/><net_sink comp="620" pin=57"/></net>

<net id="731"><net_src comp="240" pin="0"/><net_sink comp="620" pin=58"/></net>

<net id="781"><net_src comp="282" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="782"><net_src comp="0" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="783"><net_src comp="2" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="784"><net_src comp="4" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="785"><net_src comp="32" pin="0"/><net_sink comp="732" pin=8"/></net>

<net id="786"><net_src comp="34" pin="0"/><net_sink comp="732" pin=9"/></net>

<net id="787"><net_src comp="36" pin="0"/><net_sink comp="732" pin=10"/></net>

<net id="788"><net_src comp="38" pin="0"/><net_sink comp="732" pin=11"/></net>

<net id="789"><net_src comp="40" pin="0"/><net_sink comp="732" pin=12"/></net>

<net id="790"><net_src comp="42" pin="0"/><net_sink comp="732" pin=13"/></net>

<net id="791"><net_src comp="44" pin="0"/><net_sink comp="732" pin=14"/></net>

<net id="792"><net_src comp="46" pin="0"/><net_sink comp="732" pin=15"/></net>

<net id="793"><net_src comp="48" pin="0"/><net_sink comp="732" pin=16"/></net>

<net id="794"><net_src comp="50" pin="0"/><net_sink comp="732" pin=17"/></net>

<net id="795"><net_src comp="52" pin="0"/><net_sink comp="732" pin=18"/></net>

<net id="796"><net_src comp="54" pin="0"/><net_sink comp="732" pin=19"/></net>

<net id="797"><net_src comp="56" pin="0"/><net_sink comp="732" pin=20"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="732" pin=21"/></net>

<net id="799"><net_src comp="60" pin="0"/><net_sink comp="732" pin=22"/></net>

<net id="800"><net_src comp="62" pin="0"/><net_sink comp="732" pin=23"/></net>

<net id="801"><net_src comp="64" pin="0"/><net_sink comp="732" pin=24"/></net>

<net id="802"><net_src comp="66" pin="0"/><net_sink comp="732" pin=25"/></net>

<net id="803"><net_src comp="68" pin="0"/><net_sink comp="732" pin=26"/></net>

<net id="804"><net_src comp="70" pin="0"/><net_sink comp="732" pin=27"/></net>

<net id="805"><net_src comp="72" pin="0"/><net_sink comp="732" pin=28"/></net>

<net id="806"><net_src comp="74" pin="0"/><net_sink comp="732" pin=29"/></net>

<net id="807"><net_src comp="76" pin="0"/><net_sink comp="732" pin=30"/></net>

<net id="808"><net_src comp="78" pin="0"/><net_sink comp="732" pin=31"/></net>

<net id="809"><net_src comp="80" pin="0"/><net_sink comp="732" pin=32"/></net>

<net id="810"><net_src comp="82" pin="0"/><net_sink comp="732" pin=33"/></net>

<net id="811"><net_src comp="84" pin="0"/><net_sink comp="732" pin=34"/></net>

<net id="812"><net_src comp="86" pin="0"/><net_sink comp="732" pin=35"/></net>

<net id="813"><net_src comp="88" pin="0"/><net_sink comp="732" pin=36"/></net>

<net id="814"><net_src comp="90" pin="0"/><net_sink comp="732" pin=37"/></net>

<net id="815"><net_src comp="92" pin="0"/><net_sink comp="732" pin=38"/></net>

<net id="816"><net_src comp="94" pin="0"/><net_sink comp="732" pin=39"/></net>

<net id="817"><net_src comp="96" pin="0"/><net_sink comp="732" pin=40"/></net>

<net id="818"><net_src comp="98" pin="0"/><net_sink comp="732" pin=41"/></net>

<net id="819"><net_src comp="100" pin="0"/><net_sink comp="732" pin=42"/></net>

<net id="820"><net_src comp="102" pin="0"/><net_sink comp="732" pin=43"/></net>

<net id="821"><net_src comp="104" pin="0"/><net_sink comp="732" pin=44"/></net>

<net id="822"><net_src comp="106" pin="0"/><net_sink comp="732" pin=45"/></net>

<net id="823"><net_src comp="108" pin="0"/><net_sink comp="732" pin=46"/></net>

<net id="851"><net_src comp="286" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="852"><net_src comp="110" pin="0"/><net_sink comp="824" pin=9"/></net>

<net id="853"><net_src comp="112" pin="0"/><net_sink comp="824" pin=10"/></net>

<net id="854"><net_src comp="114" pin="0"/><net_sink comp="824" pin=11"/></net>

<net id="855"><net_src comp="116" pin="0"/><net_sink comp="824" pin=12"/></net>

<net id="856"><net_src comp="118" pin="0"/><net_sink comp="824" pin=13"/></net>

<net id="857"><net_src comp="120" pin="0"/><net_sink comp="824" pin=14"/></net>

<net id="858"><net_src comp="122" pin="0"/><net_sink comp="824" pin=15"/></net>

<net id="859"><net_src comp="124" pin="0"/><net_sink comp="824" pin=16"/></net>

<net id="860"><net_src comp="126" pin="0"/><net_sink comp="824" pin=17"/></net>

<net id="861"><net_src comp="128" pin="0"/><net_sink comp="824" pin=18"/></net>

<net id="862"><net_src comp="130" pin="0"/><net_sink comp="824" pin=19"/></net>

<net id="863"><net_src comp="132" pin="0"/><net_sink comp="824" pin=20"/></net>

<net id="864"><net_src comp="134" pin="0"/><net_sink comp="824" pin=21"/></net>

<net id="865"><net_src comp="136" pin="0"/><net_sink comp="824" pin=22"/></net>

<net id="866"><net_src comp="138" pin="0"/><net_sink comp="824" pin=23"/></net>

<net id="867"><net_src comp="140" pin="0"/><net_sink comp="824" pin=24"/></net>

<net id="895"><net_src comp="292" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="896"><net_src comp="242" pin="0"/><net_sink comp="868" pin=9"/></net>

<net id="897"><net_src comp="244" pin="0"/><net_sink comp="868" pin=10"/></net>

<net id="898"><net_src comp="246" pin="0"/><net_sink comp="868" pin=11"/></net>

<net id="899"><net_src comp="248" pin="0"/><net_sink comp="868" pin=12"/></net>

<net id="900"><net_src comp="250" pin="0"/><net_sink comp="868" pin=13"/></net>

<net id="901"><net_src comp="252" pin="0"/><net_sink comp="868" pin=14"/></net>

<net id="902"><net_src comp="254" pin="0"/><net_sink comp="868" pin=15"/></net>

<net id="903"><net_src comp="256" pin="0"/><net_sink comp="868" pin=16"/></net>

<net id="904"><net_src comp="258" pin="0"/><net_sink comp="868" pin=17"/></net>

<net id="905"><net_src comp="260" pin="0"/><net_sink comp="868" pin=18"/></net>

<net id="906"><net_src comp="262" pin="0"/><net_sink comp="868" pin=19"/></net>

<net id="907"><net_src comp="264" pin="0"/><net_sink comp="868" pin=20"/></net>

<net id="908"><net_src comp="266" pin="0"/><net_sink comp="868" pin=21"/></net>

<net id="909"><net_src comp="268" pin="0"/><net_sink comp="868" pin=22"/></net>

<net id="910"><net_src comp="270" pin="0"/><net_sink comp="868" pin=23"/></net>

<net id="911"><net_src comp="272" pin="0"/><net_sink comp="868" pin=24"/></net>

<net id="923"><net_src comp="284" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="935"><net_src comp="290" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="939"><net_src comp="402" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="732" pin=4"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="945"><net_src comp="406" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="732" pin=5"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="951"><net_src comp="410" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="732" pin=6"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="912" pin=3"/></net>

<net id="957"><net_src comp="414" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="732" pin=7"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="912" pin=4"/></net>

<net id="963"><net_src comp="418" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="912" pin=5"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="969"><net_src comp="422" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="912" pin=6"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="975"><net_src comp="426" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="912" pin=7"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="824" pin=3"/></net>

<net id="981"><net_src comp="430" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="912" pin=8"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="824" pin=4"/></net>

<net id="987"><net_src comp="434" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="824" pin=5"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="993"><net_src comp="438" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="824" pin=6"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="999"><net_src comp="442" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="824" pin=7"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="620" pin=3"/></net>

<net id="1005"><net_src comp="446" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="824" pin=8"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="620" pin=4"/></net>

<net id="1011"><net_src comp="450" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="620" pin=5"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1017"><net_src comp="454" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="620" pin=6"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="1023"><net_src comp="458" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="620" pin=7"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="924" pin=3"/></net>

<net id="1029"><net_src comp="462" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="620" pin=8"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="924" pin=4"/></net>

<net id="1035"><net_src comp="466" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="924" pin=5"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1041"><net_src comp="470" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="924" pin=6"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="1047"><net_src comp="474" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="924" pin=7"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="868" pin=3"/></net>

<net id="1053"><net_src comp="478" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="924" pin=8"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="868" pin=4"/></net>

<net id="1059"><net_src comp="482" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="868" pin=5"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1065"><net_src comp="486" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="868" pin=6"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1071"><net_src comp="490" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="868" pin=7"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="1077"><net_src comp="494" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="868" pin=8"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="1083"><net_src comp="498" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="550" pin=5"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1089"><net_src comp="502" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="550" pin=6"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1095"><net_src comp="506" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="550" pin=7"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="573" pin=3"/></net>

<net id="1101"><net_src comp="510" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="550" pin=8"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="1107"><net_src comp="514" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="550" pin=9"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="1113"><net_src comp="518" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="550" pin=10"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="573" pin=6"/></net>

<net id="1119"><net_src comp="522" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="550" pin=11"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="573" pin=7"/></net>

<net id="1125"><net_src comp="526" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="550" pin=12"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="573" pin=8"/></net>

<net id="1131"><net_src comp="530" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="550" pin=13"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="573" pin=9"/></net>

<net id="1137"><net_src comp="534" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="550" pin=14"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="573" pin=10"/></net>

<net id="1143"><net_src comp="538" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="550" pin=15"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="573" pin=11"/></net>

<net id="1149"><net_src comp="542" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="550" pin=16"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="573" pin=12"/></net>

<net id="1155"><net_src comp="546" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="550" pin=17"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="573" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer12_out_V_data_0_V | {15 16 }
	Port: layer12_out_V_data_1_V | {15 16 }
	Port: layer12_out_V_data_2_V | {15 16 }
	Port: layer12_out_V_data_3_V | {15 16 }
	Port: layer12_out_V_data_4_V | {15 16 }
	Port: layer12_out_V_data_5_V | {15 16 }
	Port: layer12_out_V_data_6_V | {15 16 }
	Port: layer12_out_V_data_7_V | {15 16 }
	Port: layer12_out_V_data_8_V | {15 16 }
	Port: layer12_out_V_data_9_V | {15 16 }
	Port: layer12_out_V_data_10_V | {15 16 }
	Port: layer12_out_V_data_11_V | {15 16 }
	Port: layer12_out_V_data_12_V | {15 16 }
	Port: kernel_data_V_3287 | {1 2 }
	Port: kernel_data_V_4 | {1 2 }
	Port: kernel_data_V_5 | {1 2 }
	Port: kernel_data_V_6 | {1 2 }
	Port: kernel_data_V_7 | {1 2 }
	Port: kernel_data_V_8 | {1 2 }
	Port: kernel_data_V_12 | {1 2 }
	Port: kernel_data_V_13 | {1 2 }
	Port: kernel_data_V_14 | {1 2 }
	Port: kernel_data_V_15 | {1 2 }
	Port: kernel_data_V_16 | {1 2 }
	Port: kernel_data_V_17 | {1 2 }
	Port: kernel_data_V_21 | {1 2 }
	Port: kernel_data_V_22 | {1 2 }
	Port: kernel_data_V_23 | {1 2 }
	Port: kernel_data_V_24 | {1 2 }
	Port: kernel_data_V_25 | {1 2 }
	Port: kernel_data_V_26 | {1 2 }
	Port: line_buffer_Array_V_0_0 | {}
	Port: line_buffer_Array_V_1284_0 | {}
	Port: line_buffer_Array_V_0_1 | {}
	Port: line_buffer_Array_V_1284_1 | {}
	Port: line_buffer_Array_V_0_2 | {}
	Port: line_buffer_Array_V_1284_2 | {}
	Port: kernel_data_V_0 | {1 2 }
	Port: kernel_data_V_1285 | {1 2 }
	Port: kernel_data_V_2286 | {1 2 }
	Port: kernel_data_V_9 | {1 2 }
	Port: kernel_data_V_10 | {1 2 }
	Port: kernel_data_V_11 | {1 2 }
	Port: kernel_data_V_18 | {1 2 }
	Port: kernel_data_V_19 | {1 2 }
	Port: kernel_data_V_20 | {1 2 }
	Port: sX_3 | {1 2 }
	Port: sY_3 | {1 2 }
	Port: pY_3 | {1 2 }
	Port: pX_3 | {1 2 }
	Port: outidx3 | {}
	Port: w2_V | {}
	Port: pX_1 | {5 6 }
	Port: sX_1 | {5 6 }
	Port: pY_1 | {5 6 }
	Port: sY_1 | {5 6 }
	Port: kernel_data_V_2_4 | {5 6 }
	Port: kernel_data_V_2_5 | {5 6 }
	Port: kernel_data_V_2_6 | {5 6 }
	Port: kernel_data_V_2_7 | {5 6 }
	Port: kernel_data_V_2_12 | {5 6 }
	Port: kernel_data_V_2_13 | {5 6 }
	Port: kernel_data_V_2_14 | {5 6 }
	Port: kernel_data_V_2_15 | {5 6 }
	Port: line_buffer_Array_V_2_0_0 | {}
	Port: line_buffer_Array_V_2_0_1 | {}
	Port: line_buffer_Array_V_2_0_2 | {}
	Port: line_buffer_Array_V_2_0_3 | {}
	Port: kernel_data_V_1_4 | {7 8 }
	Port: kernel_data_V_1_5 | {7 8 }
	Port: kernel_data_V_1_6 | {7 8 }
	Port: kernel_data_V_1_7 | {7 8 }
	Port: kernel_data_V_1_8 | {7 8 }
	Port: kernel_data_V_1_9 | {7 8 }
	Port: kernel_data_V_1_10 | {7 8 }
	Port: kernel_data_V_1_11 | {7 8 }
	Port: kernel_data_V_1_16 | {7 8 }
	Port: kernel_data_V_1_17 | {7 8 }
	Port: kernel_data_V_1_18 | {7 8 }
	Port: kernel_data_V_1_19 | {7 8 }
	Port: kernel_data_V_1_20 | {7 8 }
	Port: kernel_data_V_1_21 | {7 8 }
	Port: kernel_data_V_1_22 | {7 8 }
	Port: kernel_data_V_1_23 | {7 8 }
	Port: kernel_data_V_1_28 | {7 8 }
	Port: kernel_data_V_1_29 | {7 8 }
	Port: kernel_data_V_1_30 | {7 8 }
	Port: kernel_data_V_1_31 | {7 8 }
	Port: kernel_data_V_1_32 | {7 8 }
	Port: kernel_data_V_1_33 | {7 8 }
	Port: kernel_data_V_1_34 | {7 8 }
	Port: kernel_data_V_1_35 | {7 8 }
	Port: line_buffer_Array_V_1_0_0 | {}
	Port: line_buffer_Array_V_1_1_0 | {}
	Port: line_buffer_Array_V_1_0_1 | {}
	Port: line_buffer_Array_V_1_1_1 | {}
	Port: line_buffer_Array_V_1_0_2 | {}
	Port: line_buffer_Array_V_1_1_2 | {}
	Port: line_buffer_Array_V_1_0_3 | {}
	Port: line_buffer_Array_V_1_1_3 | {}
	Port: kernel_data_V_1_0 | {7 8 }
	Port: kernel_data_V_1_1 | {7 8 }
	Port: kernel_data_V_1_2 | {7 8 }
	Port: kernel_data_V_1_3 | {7 8 }
	Port: kernel_data_V_1_12 | {7 8 }
	Port: kernel_data_V_1_13 | {7 8 }
	Port: kernel_data_V_1_14 | {7 8 }
	Port: kernel_data_V_1_15 | {7 8 }
	Port: kernel_data_V_1_24 | {7 8 }
	Port: kernel_data_V_1_25 | {7 8 }
	Port: kernel_data_V_1_26 | {7 8 }
	Port: kernel_data_V_1_27 | {7 8 }
	Port: sX_2 | {7 8 }
	Port: sY_2 | {7 8 }
	Port: pY_2 | {7 8 }
	Port: pX_2 | {7 8 }
	Port: outidx | {}
	Port: w6_V | {}
	Port: pX | {11 12 }
	Port: sX | {11 12 }
	Port: pY | {11 12 }
	Port: sY | {11 12 }
	Port: kernel_data_V_3_4 | {11 12 }
	Port: kernel_data_V_3_5 | {11 12 }
	Port: kernel_data_V_3_6 | {11 12 }
	Port: kernel_data_V_3_7 | {11 12 }
	Port: kernel_data_V_3_12 | {11 12 }
	Port: kernel_data_V_3_13 | {11 12 }
	Port: kernel_data_V_3_14 | {11 12 }
	Port: kernel_data_V_3_15 | {11 12 }
	Port: line_buffer_Array_V_3_0_0 | {}
	Port: line_buffer_Array_V_3_0_1 | {}
	Port: line_buffer_Array_V_3_0_2 | {}
	Port: line_buffer_Array_V_3_0_3 | {}
	Port: w11_V | {}
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: myproject : conv1_input_V_data_0_V | {1 2 }
	Port: myproject : conv1_input_V_data_1_V | {1 2 }
	Port: myproject : conv1_input_V_data_2_V | {1 2 }
	Port: myproject : kernel_data_V_3287 | {1 2 }
	Port: myproject : kernel_data_V_4 | {1 2 }
	Port: myproject : kernel_data_V_5 | {1 2 }
	Port: myproject : kernel_data_V_6 | {1 2 }
	Port: myproject : kernel_data_V_7 | {1 2 }
	Port: myproject : kernel_data_V_8 | {1 2 }
	Port: myproject : kernel_data_V_12 | {1 2 }
	Port: myproject : kernel_data_V_13 | {1 2 }
	Port: myproject : kernel_data_V_14 | {1 2 }
	Port: myproject : kernel_data_V_15 | {1 2 }
	Port: myproject : kernel_data_V_16 | {1 2 }
	Port: myproject : kernel_data_V_17 | {1 2 }
	Port: myproject : kernel_data_V_21 | {1 2 }
	Port: myproject : kernel_data_V_22 | {1 2 }
	Port: myproject : kernel_data_V_23 | {1 2 }
	Port: myproject : kernel_data_V_24 | {1 2 }
	Port: myproject : kernel_data_V_25 | {1 2 }
	Port: myproject : kernel_data_V_26 | {1 2 }
	Port: myproject : line_buffer_Array_V_0_0 | {}
	Port: myproject : line_buffer_Array_V_1284_0 | {}
	Port: myproject : line_buffer_Array_V_0_1 | {}
	Port: myproject : line_buffer_Array_V_1284_1 | {}
	Port: myproject : line_buffer_Array_V_0_2 | {}
	Port: myproject : line_buffer_Array_V_1284_2 | {}
	Port: myproject : kernel_data_V_0 | {1 2 }
	Port: myproject : kernel_data_V_1285 | {1 2 }
	Port: myproject : kernel_data_V_2286 | {1 2 }
	Port: myproject : kernel_data_V_9 | {1 2 }
	Port: myproject : kernel_data_V_10 | {1 2 }
	Port: myproject : kernel_data_V_11 | {1 2 }
	Port: myproject : kernel_data_V_18 | {1 2 }
	Port: myproject : kernel_data_V_19 | {1 2 }
	Port: myproject : kernel_data_V_20 | {1 2 }
	Port: myproject : sX_3 | {1 2 }
	Port: myproject : sY_3 | {1 2 }
	Port: myproject : pY_3 | {1 2 }
	Port: myproject : pX_3 | {1 2 }
	Port: myproject : outidx3 | {1 2 }
	Port: myproject : w2_V | {1 2 }
	Port: myproject : pX_1 | {5 6 }
	Port: myproject : sX_1 | {5 6 }
	Port: myproject : pY_1 | {5 6 }
	Port: myproject : sY_1 | {5 6 }
	Port: myproject : kernel_data_V_2_4 | {5 6 }
	Port: myproject : kernel_data_V_2_5 | {5 6 }
	Port: myproject : kernel_data_V_2_6 | {5 6 }
	Port: myproject : kernel_data_V_2_7 | {5 6 }
	Port: myproject : kernel_data_V_2_12 | {5 6 }
	Port: myproject : kernel_data_V_2_13 | {5 6 }
	Port: myproject : kernel_data_V_2_14 | {5 6 }
	Port: myproject : kernel_data_V_2_15 | {5 6 }
	Port: myproject : line_buffer_Array_V_2_0_0 | {}
	Port: myproject : line_buffer_Array_V_2_0_1 | {}
	Port: myproject : line_buffer_Array_V_2_0_2 | {}
	Port: myproject : line_buffer_Array_V_2_0_3 | {}
	Port: myproject : kernel_data_V_1_4 | {7 8 }
	Port: myproject : kernel_data_V_1_5 | {7 8 }
	Port: myproject : kernel_data_V_1_6 | {7 8 }
	Port: myproject : kernel_data_V_1_7 | {7 8 }
	Port: myproject : kernel_data_V_1_8 | {7 8 }
	Port: myproject : kernel_data_V_1_9 | {7 8 }
	Port: myproject : kernel_data_V_1_10 | {7 8 }
	Port: myproject : kernel_data_V_1_11 | {7 8 }
	Port: myproject : kernel_data_V_1_16 | {7 8 }
	Port: myproject : kernel_data_V_1_17 | {7 8 }
	Port: myproject : kernel_data_V_1_18 | {7 8 }
	Port: myproject : kernel_data_V_1_19 | {7 8 }
	Port: myproject : kernel_data_V_1_20 | {7 8 }
	Port: myproject : kernel_data_V_1_21 | {7 8 }
	Port: myproject : kernel_data_V_1_22 | {7 8 }
	Port: myproject : kernel_data_V_1_23 | {7 8 }
	Port: myproject : kernel_data_V_1_28 | {7 8 }
	Port: myproject : kernel_data_V_1_29 | {7 8 }
	Port: myproject : kernel_data_V_1_30 | {7 8 }
	Port: myproject : kernel_data_V_1_31 | {7 8 }
	Port: myproject : kernel_data_V_1_32 | {7 8 }
	Port: myproject : kernel_data_V_1_33 | {7 8 }
	Port: myproject : kernel_data_V_1_34 | {7 8 }
	Port: myproject : kernel_data_V_1_35 | {7 8 }
	Port: myproject : line_buffer_Array_V_1_0_0 | {}
	Port: myproject : line_buffer_Array_V_1_1_0 | {}
	Port: myproject : line_buffer_Array_V_1_0_1 | {}
	Port: myproject : line_buffer_Array_V_1_1_1 | {}
	Port: myproject : line_buffer_Array_V_1_0_2 | {}
	Port: myproject : line_buffer_Array_V_1_1_2 | {}
	Port: myproject : line_buffer_Array_V_1_0_3 | {}
	Port: myproject : line_buffer_Array_V_1_1_3 | {}
	Port: myproject : kernel_data_V_1_0 | {7 8 }
	Port: myproject : kernel_data_V_1_1 | {7 8 }
	Port: myproject : kernel_data_V_1_2 | {7 8 }
	Port: myproject : kernel_data_V_1_3 | {7 8 }
	Port: myproject : kernel_data_V_1_12 | {7 8 }
	Port: myproject : kernel_data_V_1_13 | {7 8 }
	Port: myproject : kernel_data_V_1_14 | {7 8 }
	Port: myproject : kernel_data_V_1_15 | {7 8 }
	Port: myproject : kernel_data_V_1_24 | {7 8 }
	Port: myproject : kernel_data_V_1_25 | {7 8 }
	Port: myproject : kernel_data_V_1_26 | {7 8 }
	Port: myproject : kernel_data_V_1_27 | {7 8 }
	Port: myproject : sX_2 | {7 8 }
	Port: myproject : sY_2 | {7 8 }
	Port: myproject : pY_2 | {7 8 }
	Port: myproject : pX_2 | {7 8 }
	Port: myproject : outidx | {7 8 }
	Port: myproject : w6_V | {7 8 }
	Port: myproject : pX | {11 12 }
	Port: myproject : sX | {11 12 }
	Port: myproject : pY | {11 12 }
	Port: myproject : sY | {11 12 }
	Port: myproject : kernel_data_V_3_4 | {11 12 }
	Port: myproject : kernel_data_V_3_5 | {11 12 }
	Port: myproject : kernel_data_V_3_6 | {11 12 }
	Port: myproject : kernel_data_V_3_7 | {11 12 }
	Port: myproject : kernel_data_V_3_12 | {11 12 }
	Port: myproject : kernel_data_V_3_13 | {11 12 }
	Port: myproject : kernel_data_V_3_14 | {11 12 }
	Port: myproject : kernel_data_V_3_15 | {11 12 }
	Port: myproject : line_buffer_Array_V_3_0_0 | {}
	Port: myproject : line_buffer_Array_V_3_0_1 | {}
	Port: myproject : line_buffer_Array_V_3_0_2 | {}
	Port: myproject : line_buffer_Array_V_3_0_3 | {}
	Port: myproject : w11_V | {13 14 }
	Port: myproject : exp_table1 | {15 16 }
	Port: myproject : invert_table2 | {15 16 }
  - Chain level:
	State 1
		call_ln37 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s_fu_550    |    13   | 1439.97 |  52054  |   8330  |
|          |     grp_softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_573     |    1    |  10.375 |   1931  |   2583  |
|          |   grp_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_620  |    1    |  8.845  |   1689  |   625   |
|   call   |   grp_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_732  |    1    |  8.845  |   1527  |   628   |
|          | grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_824 |    0    |    0    |   420   |   919   |
|          | grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_fu_868 |    0    |    0    |   416   |   921   |
|          |   grp_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s_fu_912   |    0    |    0    |   125   |   349   |
|          |   grp_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s_fu_924   |    0    |    0    |   121   |   351   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                   |    16   | 1468.03 |  58283  |  14706  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
| layer11_out_V_data_0_V_reg_1080|   16   |
|layer11_out_V_data_10_V_reg_1140|   16   |
|layer11_out_V_data_11_V_reg_1146|   16   |
|layer11_out_V_data_12_V_reg_1152|   16   |
| layer11_out_V_data_1_V_reg_1086|   16   |
| layer11_out_V_data_2_V_reg_1092|   16   |
| layer11_out_V_data_3_V_reg_1098|   16   |
| layer11_out_V_data_4_V_reg_1104|   16   |
| layer11_out_V_data_5_V_reg_1110|   16   |
| layer11_out_V_data_6_V_reg_1116|   16   |
| layer11_out_V_data_7_V_reg_1122|   16   |
| layer11_out_V_data_8_V_reg_1128|   16   |
| layer11_out_V_data_9_V_reg_1134|   16   |
|  layer2_out_V_data_0_V_reg_936 |   16   |
|  layer2_out_V_data_1_V_reg_942 |   16   |
|  layer2_out_V_data_2_V_reg_948 |   16   |
|  layer2_out_V_data_3_V_reg_954 |   16   |
|  layer4_out_V_data_0_V_reg_960 |    6   |
|  layer4_out_V_data_1_V_reg_966 |    6   |
|  layer4_out_V_data_2_V_reg_972 |    6   |
|  layer4_out_V_data_3_V_reg_978 |    6   |
|  layer5_out_V_data_0_V_reg_984 |   16   |
|  layer5_out_V_data_1_V_reg_990 |   16   |
|  layer5_out_V_data_2_V_reg_996 |   16   |
| layer5_out_V_data_3_V_reg_1002 |   16   |
| layer6_out_V_data_0_V_reg_1008 |   16   |
| layer6_out_V_data_1_V_reg_1014 |   16   |
| layer6_out_V_data_2_V_reg_1020 |   16   |
| layer6_out_V_data_3_V_reg_1026 |   16   |
| layer8_out_V_data_0_V_reg_1032 |    6   |
| layer8_out_V_data_1_V_reg_1038 |    6   |
| layer8_out_V_data_2_V_reg_1044 |    6   |
| layer8_out_V_data_3_V_reg_1050 |    6   |
| layer9_out_V_data_0_V_reg_1056 |   16   |
| layer9_out_V_data_1_V_reg_1062 |   16   |
| layer9_out_V_data_2_V_reg_1068 |   16   |
| layer9_out_V_data_3_V_reg_1074 |   16   |
+--------------------------------+--------+
|              Total             |   512  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |  1468  |  58283 |  14706 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |  1468  |  58795 |  14706 |
+-----------+--------+--------+--------+--------+
