// Submodule: Verilog code for Adder 
module adder( input [7:0] In,
      output [7:0] Out
    );

assign Out = In + 1;

endmodule
