ARM_MMU500_ACR_CACHE_LOCK,VAR_0
ARM_MMU500_ACR_S2CRB_TLBEN,VAR_1
ARM_MMU500_ACR_SMTNMB_TLBEN,VAR_2
ARM_MMU500_ACTLR_CPRE,VAR_3
ARM_SMMU_CB_ACTLR,VAR_4
ARM_SMMU_GR0_ID7,VAR_5
ARM_SMMU_GR0_sACR,VAR_6
FIELD_GET,FUNC_0
ID7_MAJOR,VAR_7
arm_smmu_cb_read,FUNC_1
arm_smmu_cb_write,FUNC_2
arm_smmu_gr0_read,FUNC_3
arm_smmu_gr0_write,FUNC_4
arm_mmu500_reset,FUNC_5
smmu,VAR_8
reg,VAR_9
major,VAR_10
i,VAR_11
