module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_9 id_10 (
      .id_3(id_8),
      .id_4(id_5),
      .id_4(id_2),
      .id_4(id_5),
      .id_3(id_2),
      .id_8(id_1),
      .id_1(id_3),
      .id_3(id_1)
  );
  id_11 id_12 (
      .id_8(1),
      .id_7(1),
      .id_3(id_5),
      .id_1(1'h0)
  );
  id_13 id_14 (
      .id_4 (id_1),
      .id_8 (id_4),
      .id_2 (1),
      .id_4 (id_3),
      .id_10(id_1)
  );
endmodule
module module_1 (
    input logic [id_1 : id_1] id_2,
    output id_3,
    output [id_3  |  1 : id_3] id_4,
    output id_5,
    input logic id_6,
    input logic [id_1 : id_4] id_7,
    input logic [id_4 : id_1] id_8[id_4 : id_5],
    input logic id_9,
    input logic id_10,
    input logic id_11,
    output [id_5 : id_3] id_12,
    input logic id_13,
    input [id_2 : id_13] id_14,
    output logic id_15,
    output logic [id_10 : id_4] id_16,
    input logic id_17,
    input logic id_18,
    input id_19,
    output logic [id_4 : id_5] id_20
);
  generate
    assign id_10 = id_4;
    for (id_21 = id_11; id_12; id_15 = id_10) begin
      assign id_9 = id_4;
    end
    assign id_22 = id_22;
  endgenerate
endmodule
