#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x146e4c190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x146e08770 .scope module, "checked_tb" "checked_tb" 3 4;
 .timescale -9 -12;
v0x146e12670_0 .var "clk_in", 0 0;
v0x146e5d610_0 .net "data_out", 31 0, v0x146e5c000_0;  1 drivers
v0x146e5d6d0_0 .var "deq_largest_in", 0 0;
v0x146e5d7a0_0 .var "deq_smallest_in", 0 0;
v0x146e5d850_0 .net "empty_out", 0 0, v0x146e5c360_0;  1 drivers
v0x146e5d920_0 .var "enq_data_in", 31 0;
v0x146e5d9d0_0 .var "enq_in", 0 0;
v0x146e5da80_0 .var "enq_tag_in", 15 0;
v0x146e5db30_0 .net "full_out", 0 0, v0x146e5c600_0;  1 drivers
v0x146e5dc60_0 .net "max_tag_out", 15 0, v0x146e5c970_0;  1 drivers
v0x146e5dcf0_0 .var "rst_in", 0 0;
v0x146e5dd80_0 .net "size_out", 2 0, v0x146e5d060_0;  1 drivers
v0x146e5de10_0 .net "tag_out", 15 0, v0x146e5d0f0_0;  1 drivers
v0x146e5dec0_0 .net "valid_out", 0 0, v0x146e5d230_0;  1 drivers
S_0x146e088e0 .scope module, "Q" "CheckedQueue" 3 23, 4 4 0, S_0x146e08770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_smallest_in";
    .port_info 3 /INPUT 1 "deq_largest_in";
    .port_info 4 /INPUT 32 "enq_data_in";
    .port_info 5 /INPUT 16 "enq_tag_in";
    .port_info 6 /INPUT 1 "enq_in";
    .port_info 7 /OUTPUT 1 "full_out";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 16 "tag_out";
    .port_info 10 /OUTPUT 3 "size_out";
    .port_info 11 /OUTPUT 1 "empty_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /OUTPUT 16 "max_tag_out";
    .port_info 14 /OUTPUT 1 "proc_deq_ready";
    .port_info 15 /OUTPUT 1 "deq_stall_out";
    .port_info 16 /OUTPUT 1 "checked_enq_in";
P_0x146e37b10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x146e37b50 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x146e37b90 .param/l "TAG_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x146e5e0d0 .functor OR 1, v0x146e5d7a0_0, v0x146e5d6d0_0, C4<0>, C4<0>;
v0x146e5bc80 .array "Q_data", 0 2, 31 0;
v0x146e5bd30_0 .var "cal_min_max", 0 0;
v0x146e5bdd0_0 .var "checked_enq_in", 0 0;
v0x146e5be60_0 .net "clk_in", 0 0, v0x146e12670_0;  1 drivers
v0x146e5bf30_0 .var "curval", 31 0;
v0x146e5c000_0 .var "data_out", 31 0;
v0x146e5c090_0 .var "deq_high", 0 0;
v0x146e5c120_0 .net "deq_largest_in", 0 0, v0x146e5d6d0_0;  1 drivers
v0x146e5c1c0_0 .net "deq_smallest_in", 0 0, v0x146e5d7a0_0;  1 drivers
v0x146e5c2d0_0 .var "deq_stall_out", 0 0;
v0x146e5c360_0 .var "empty_out", 0 0;
v0x146e5c400_0 .net "enq_data_in", 31 0, v0x146e5d920_0;  1 drivers
v0x146e5c4b0_0 .net "enq_in", 0 0, v0x146e5d9d0_0;  1 drivers
v0x146e5c550_0 .net "enq_tag_in", 15 0, v0x146e5da80_0;  1 drivers
v0x146e5c600_0 .var "full_out", 0 0;
v0x146e5c6a0_0 .var "i", 3 0;
v0x146e5c750_0 .net "in_req_out", 1 0, v0x146e5a290_0;  1 drivers
v0x146e5c8e0_0 .net "in_req_valid_out", 0 0, v0x146e5a920_0;  1 drivers
v0x146e5c970_0 .var "max_tag_out", 15 0;
v0x146e5ca00_0 .var "maxval", 31 0;
v0x146e5ca90_0 .var "prev_read_ptr", 2 0;
v0x146e5cb20_0 .net "proc_deq_ready", 0 0, v0x146e5a3c0_0;  1 drivers
v0x146e5cbb0_0 .var "push_lru", 0 0;
v0x146e5cc60 .array "queue", 0 2, 15 0;
v0x146e5ccf0_0 .var "read_ptr_max", 2 0;
v0x146e5cd80_0 .var "read_ptr_min", 2 0;
v0x146e5ce30_0 .var "ready", 0 0;
v0x146e5cee0_0 .var "rem_lru", 0 0;
v0x146e5cf90_0 .net "rst_in", 0 0, v0x146e5dcf0_0;  1 drivers
v0x146e5d060_0 .var "size_out", 2 0;
v0x146e5d0f0_0 .var "tag_out", 15 0;
v0x146e5d1a0 .array "valid", 0 2, 0 0;
v0x146e5d230_0 .var "valid_out", 0 0;
v0x146e5c7f0_0 .net "write_ptr", 2 0, v0x146e5b370_0;  1 drivers
L_0x146e5df70 .concat [ 1 1 0 0], v0x146e5d6d0_0, v0x146e5d7a0_0;
S_0x146e234e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 190, 4 190 0, S_0x146e088e0;
 .timescale -9 -12;
v0x146e3df50_0 .var/2s "i", 31 0;
S_0x146e59ac0 .scope module, "buf_out_max" "FIFO" 4 152, 5 4 0, S_0x146e088e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 2 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 2 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x146e236f0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000010>;
P_0x146e23730 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0x146e5a1e0_0 .net "clk_in", 0 0, v0x146e12670_0;  alias, 1 drivers
v0x146e5a290_0 .var "data_out", 1 0;
v0x146e5a330_0 .net "deq_in", 0 0, v0x146e5ce30_0;  1 drivers
v0x146e5a3c0_0 .var "empty_out", 0 0;
v0x146e5a450_0 .net "enq_data_in", 1 0, L_0x146e5df70;  1 drivers
v0x146e5a500_0 .net "enq_in", 0 0, L_0x146e5e0d0;  1 drivers
v0x146e5a5a0_0 .var "full_out", 0 0;
v0x146e5a640 .array "queue", 0 7, 1 0;
v0x146e5a6e0_0 .var "read_ptr", 3 0;
v0x146e5a7f0_0 .net "rst_in", 0 0, v0x146e5dcf0_0;  alias, 1 drivers
v0x146e5a890 .array "valid", 0 7, 0 0;
v0x146e5a920_0 .var "valid_out", 0 0;
v0x146e5a9c0_0 .var "write_ptr", 3 0;
E_0x146e59f00 .event posedge, v0x146e5a1e0_0;
S_0x146e59f50 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 27, 5 27 0, S_0x146e59ac0;
 .timescale -9 -12;
v0x146e5a120_0 .var/2s "i", 31 0;
S_0x146e5ab50 .scope module, "lru_cache" "PQ_FIFO_CH" 4 176, 4 260 0, S_0x146e088e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 3 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 3 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x146e5acc0 .param/l "DATA_WIDTH" 0 4 260, +C4<000000000000000000000000000000011>;
P_0x146e5ad00 .param/l "DEPTH" 0 4 260, +C4<00000000000000000000000000000011>;
v0x146e5b2b0_0 .net "clk_in", 0 0, v0x146e12670_0;  alias, 1 drivers
v0x146e5b370_0 .var "data_out", 2 0;
v0x146e5b400_0 .net "deq_in", 0 0, v0x146e5cee0_0;  1 drivers
v0x146e5b490_0 .var "empty_out", 0 0;
v0x146e5b520_0 .net "enq_data_in", 2 0, v0x146e5ca90_0;  1 drivers
v0x146e5b5d0_0 .net "enq_in", 0 0, v0x146e5cbb0_0;  1 drivers
v0x146e5b670_0 .var "full_out", 0 0;
v0x146e5b710 .array "queue", 0 2, 2 0;
v0x146e5b7e0_0 .var "read_ptr", 2 0;
v0x146e5b910_0 .net "rst_in", 0 0, v0x146e5dcf0_0;  alias, 1 drivers
v0x146e5b9c0 .array "valid", 0 2, 0 0;
v0x146e5ba50_0 .var "valid_out", 0 0;
v0x146e5baf0_0 .var "write_ptr", 2 0;
v0x146e5b710_0 .array/port v0x146e5b710, 0;
v0x146e5b710_1 .array/port v0x146e5b710, 1;
v0x146e5b710_2 .array/port v0x146e5b710, 2;
E_0x146e5add0/0 .event anyedge, v0x146e5b7e0_0, v0x146e5b710_0, v0x146e5b710_1, v0x146e5b710_2;
v0x146e5b9c0_0 .array/port v0x146e5b9c0, 0;
v0x146e5b9c0_1 .array/port v0x146e5b9c0, 1;
v0x146e5b9c0_2 .array/port v0x146e5b9c0, 2;
E_0x146e5add0/1 .event anyedge, v0x146e5b9c0_0, v0x146e5b9c0_1, v0x146e5b9c0_2;
E_0x146e5add0 .event/or E_0x146e5add0/0, E_0x146e5add0/1;
S_0x146e5b020 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 287, 4 287 0, S_0x146e5ab50;
 .timescale -9 -12;
v0x146e5b1f0_0 .var/2s "i", 31 0;
    .scope S_0x146e59ac0;
T_0 ;
    %wait E_0x146e59f00;
    %load/vec4 v0x146e5a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x146e59f50;
    %jmp t_0;
    .scope S_0x146e59f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e5a120_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x146e5a120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x146e5a120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5a640, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x146e5a120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5a890, 0, 4;
    %load/vec4 v0x146e5a120_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x146e5a120_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x146e59ac0;
t_0 %join;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146e5a290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e5a6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e5a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5a920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x146e5a330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v0x146e5a3c0_0;
    %inv;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x146e5a6e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x146e5a890, 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x146e5a6e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x146e5a640, 4;
    %assign/vec4 v0x146e5a290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5a920_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x146e5a6e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5a890, 0, 4;
    %load/vec4 v0x146e5a6e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x146e5a6e0_0;
    %addi 1, 0, 4;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x146e5a6e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5a920_0, 0;
T_0.5 ;
    %load/vec4 v0x146e5a500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.13, 10;
    %load/vec4 v0x146e5a5a0_0;
    %inv;
    %and;
T_0.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0x146e5a9c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x146e5a890, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x146e5a450_0;
    %load/vec4 v0x146e5a9c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5a640, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x146e5a9c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5a890, 0, 4;
    %load/vec4 v0x146e5a9c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0x146e5a9c0_0;
    %addi 1, 0, 4;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0x146e5a9c0_0, 0;
T_0.10 ;
    %load/vec4 v0x146e5a6e0_0;
    %load/vec4 v0x146e5a9c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0x146e5a6e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x146e5a890, 4;
    %inv;
    %and;
T_0.16;
    %assign/vec4 v0x146e5a3c0_0, 0;
    %load/vec4 v0x146e5a6e0_0;
    %load/vec4 v0x146e5a9c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0x146e5a6e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x146e5a890, 4;
    %and;
T_0.17;
    %assign/vec4 v0x146e5a5a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x146e5ab50;
T_1 ;
Ewait_0 .event/or E_0x146e5add0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5b710, 4;
    %store/vec4 v0x146e5b370_0, 0, 3;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5b9c0, 4;
    %store/vec4 v0x146e5ba50_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x146e5ab50;
T_2 ;
    %wait E_0x146e59f00;
    %load/vec4 v0x146e5b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_3, S_0x146e5b020;
    %jmp t_2;
    .scope S_0x146e5b020;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e5b1f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x146e5b1f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x146e5b1f0_0;
    %pad/s 3;
    %ix/getv/s 3, v0x146e5b1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5b710, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x146e5b1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5b9c0, 0, 4;
    %load/vec4 v0x146e5b1f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x146e5b1f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x146e5ab50;
t_2 %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x146e5b7e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x146e5baf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x146e5b400_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0x146e5b7e0_0;
    %load/vec4 v0x146e5baf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.8, 4;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5b9c0, 4;
    %inv;
    %and;
T_2.8;
    %inv;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5b9c0, 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5b9c0, 0, 4;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0x146e5b7e0_0;
    %addi 1, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0x146e5b7e0_0, 0;
T_2.4 ;
    %load/vec4 v0x146e5b5d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.14, 10;
    %load/vec4 v0x146e5b7e0_0;
    %load/vec4 v0x146e5baf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.15, 4;
    %load/vec4 v0x146e5b7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5b9c0, 4;
    %and;
T_2.15;
    %inv;
    %and;
T_2.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x146e5baf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5b9c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x146e5b520_0;
    %load/vec4 v0x146e5baf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5b710, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x146e5baf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5b9c0, 0, 4;
    %load/vec4 v0x146e5baf0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x146e5baf0_0;
    %addi 1, 0, 3;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x146e5baf0_0, 0;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146e088e0;
T_3 ;
    %wait E_0x146e59f00;
    %load/vec4 v0x146e5cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e5c6a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x146e5bf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146e5ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x146e5c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5bd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c2d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x146e5c6a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5ce30_0, 0;
    %load/vec4 v0x146e5bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5bd30_0, 0;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x146e5bd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x146e5c6a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x146e5c6a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x146e5c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5ce30_0, 0;
T_3.6 ;
T_3.3 ;
    %load/vec4 v0x146e5bd30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.12, 10;
    %ix/getv 4, v0x146e5c6a0_0;
    %load/vec4a v0x146e5d1a0, 4;
    %and;
T_3.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %ix/getv 4, v0x146e5c6a0_0;
    %load/vec4a v0x146e5cc60, 4;
    %pad/u 32;
    %load/vec4 v0x146e5bf30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x146e5c6a0_0;
    %pad/u 3;
    %assign/vec4 v0x146e5cd80_0, 0;
    %ix/getv 4, v0x146e5c6a0_0;
    %load/vec4a v0x146e5cc60, 4;
    %pad/u 32;
    %assign/vec4 v0x146e5bf30_0, 0;
T_3.9 ;
    %load/vec4 v0x146e5bd30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.16, 10;
    %ix/getv 4, v0x146e5c6a0_0;
    %load/vec4a v0x146e5d1a0, 4;
    %and;
T_3.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.15, 9;
    %load/vec4 v0x146e5c970_0;
    %ix/getv 4, v0x146e5c6a0_0;
    %load/vec4a v0x146e5cc60, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x146e5c6a0_0;
    %pad/u 3;
    %assign/vec4 v0x146e5ccf0_0, 0;
    %ix/getv 4, v0x146e5c6a0_0;
    %load/vec4a v0x146e5cc60, 4;
    %assign/vec4 v0x146e5c970_0, 0;
T_3.13 ;
    %load/vec4 v0x146e5c4b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.19, 9;
    %load/vec4 v0x146e5c600_0;
    %inv;
    %and;
T_3.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x146e5c970_0;
    %load/vec4 v0x146e5c550_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.22, 5;
    %load/vec4 v0x146e5c7f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5d1a0, 4;
    %inv;
    %and;
T_3.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v0x146e5c550_0;
    %assign/vec4 v0x146e5c970_0, 0;
    %load/vec4 v0x146e5c7f0_0;
    %assign/vec4 v0x146e5ccf0_0, 0;
T_3.20 ;
    %load/vec4 v0x146e5c550_0;
    %pad/u 32;
    %load/vec4 v0x146e5bf30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.25, 5;
    %load/vec4 v0x146e5c7f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5d1a0, 4;
    %inv;
    %and;
T_3.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %load/vec4 v0x146e5c550_0;
    %pad/u 32;
    %assign/vec4 v0x146e5bf30_0, 0;
    %load/vec4 v0x146e5c7f0_0;
    %assign/vec4 v0x146e5cd80_0, 0;
T_3.23 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x146e5c120_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.28, 8;
    %load/vec4 v0x146e5c1c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.28;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5c090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5c2d0_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x146e5c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.31, 9;
    %load/vec4 v0x146e5d230_0;
    %and;
T_3.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.29, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x146e5c970_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x146e5bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e5c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5bd30_0, 0;
T_3.29 ;
T_3.27 ;
T_3.18 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146e088e0;
T_4 ;
    %wait E_0x146e59f00;
    %load/vec4 v0x146e5cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_5, S_0x146e234e0;
    %jmp t_4;
    .scope S_0x146e234e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e3df50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x146e3df50_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x146e3df50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5cc60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x146e3df50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5bc80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x146e3df50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5d1a0, 0, 4;
    %load/vec4 v0x146e3df50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x146e3df50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x146e088e0;
t_4 %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x146e5ca90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146e5c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5d230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x146e5d060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x146e5c750_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0x146e5c8e0_0;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x146e5c360_0;
    %inv;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x146e5cd80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5bc80, 4;
    %assign/vec4 v0x146e5c000_0, 0;
    %load/vec4 v0x146e5cd80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5cc60, 4;
    %assign/vec4 v0x146e5d0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5d230_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x146e5cd80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5d1a0, 0, 4;
    %load/vec4 v0x146e5cd80_0;
    %assign/vec4 v0x146e5ca90_0, 0;
    %load/vec4 v0x146e5d060_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x146e5d060_0, 0;
    %load/vec4 v0x146e5d060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5c360_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x146e5d060_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c600_0, 0;
T_4.10 ;
T_4.9 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x146e5c750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.15, 10;
    %load/vec4 v0x146e5c8e0_0;
    %and;
T_4.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x146e5c360_0;
    %inv;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x146e5ccf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5bc80, 4;
    %assign/vec4 v0x146e5c000_0, 0;
    %load/vec4 v0x146e5ccf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x146e5cc60, 4;
    %assign/vec4 v0x146e5d0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5d230_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x146e5ccf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5d1a0, 0, 4;
    %load/vec4 v0x146e5ccf0_0;
    %assign/vec4 v0x146e5ca90_0, 0;
    %load/vec4 v0x146e5d060_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x146e5d060_0, 0;
    %load/vec4 v0x146e5d060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5c360_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x146e5d060_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c600_0, 0;
T_4.18 ;
T_4.17 ;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5d230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5cbb0_0, 0;
T_4.13 ;
T_4.5 ;
    %load/vec4 v0x146e5c4b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.22, 9;
    %load/vec4 v0x146e5c600_0;
    %inv;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0x146e5d060_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x146e5d060_0, 0;
    %load/vec4 v0x146e5d060_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5c600_0, 0;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x146e5d060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5c360_0, 0;
T_4.25 ;
T_4.24 ;
    %load/vec4 v0x146e5c400_0;
    %load/vec4 v0x146e5c7f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5bc80, 0, 4;
    %load/vec4 v0x146e5c550_0;
    %load/vec4 v0x146e5c7f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5cc60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5cee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x146e5c7f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e5d1a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e5bdd0_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e5bdd0_0, 0;
T_4.21 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x146e08770;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x146e12670_0;
    %nor/r;
    %store/vec4 v0x146e12670_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x146e08770;
T_6 ;
    %vpi_call/w 3 48 "$dumpfile", "checked_tb.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x146e08770 {0 0 0};
    %vpi_call/w 3 50 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e12670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e5d920_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146e5da80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e5dcf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5dcf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e5d920_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x146e5da80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x146e5d920_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x146e5da80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x146e5d920_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x146e5da80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e5d6d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d6d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x146e5d920_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x146e5da80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e5d9d0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 162 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 163 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/checked_tb.sv";
    "hdl/checked.sv";
    "hdl/fifo.sv";
