Warning (10268): Verilog HDL information at unidade_controle.v(71): always construct contains both blocking and non-blocking assignments File: C:/Users/Nacpa/Desktop/Primeiro Quadri/Labdig/Experiencia 4/Verilog/unidade_controle.v Line: 71
