<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC029FAE_BSP: SysTick Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC029FAE_BSP<span id="projectnumber">&#160;V3.02.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC029FAE MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">SysTick Functions<div class="ingroups"><a class="el" href="../../d8/dcb/group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="../../db/d15/group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="../../dd/d10/group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="../../dc/d49/group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="../../d1/de6/group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="../../d0/d1e/group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="../../da/d34/group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="../../d5/d84/group___c_m_s_i_s__core__base.html">Core Definitions</a> &#124; <a class="el" href="../../d8/dcb/group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="../../db/d15/group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="../../dd/d10/group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="../../dc/d49/group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="../../d1/de6/group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="../../d0/d1e/group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="../../da/d34/group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="../../d5/d84/group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo; <a class="el" href="../../da/db5/group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="../../dc/d25/group___c_m_s_i_s___core___n_v_i_c_functions.html">NVIC Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Functions that configure the System.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for SysTick Functions:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.png" border="0" usemap="#ad7_2dc2_2group______c__m__s__i__s______core______sys__tick__functions" alt=""/></div>
<map name="ad7_2dc2_2group______c__m__s__i__s______core______sys__tick__functions" id="ad7_2dc2_2group______c__m__s__i__s______core______sys__tick__functions">
<area shape="rect" href="../../dc/d25/group___c_m_s_i_s___core___n_v_i_c_functions.html" title="Functions that manage interrupts and exceptions via the NVIC." alt="" coords="5,5,119,31"/>
<area shape="rect" title="Functions that configure the System." alt="" coords="167,5,297,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga93892b25419206ce1d989a6b6abccc9f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:28</td></tr>
<tr class="separator:ga93892b25419206ce1d989a6b6abccc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af3762938528657d2dd6d3a6bd4460b"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1</td></tr>
<tr class="separator:ga4af3762938528657d2dd6d3a6bd4460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ab052ab79c602547c9987161188273"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1</td></tr>
<tr class="separator:gad7ab052ab79c602547c9987161188273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58810e99786acd04685b08c1074703c8"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga58810e99786acd04685b08c1074703c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2221bed1c214c1d4242eb4cb9c6358"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1</td></tr>
<tr class="separator:gafc2221bed1c214c1d4242eb4cb9c6358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf5a116d3ec99e4dc8be310a28958b0"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga93892b25419206ce1d989a6b6abccc9f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:28</td></tr>
<tr class="separator:ga93892b25419206ce1d989a6b6abccc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af3762938528657d2dd6d3a6bd4460b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1</td></tr>
<tr class="separator:ga4af3762938528657d2dd6d3a6bd4460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ab052ab79c602547c9987161188273"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1</td></tr>
<tr class="separator:gad7ab052ab79c602547c9987161188273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58810e99786acd04685b08c1074703c8"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga58810e99786acd04685b08c1074703c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2221bed1c214c1d4242eb4cb9c6358"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1</td></tr>
<tr class="separator:gafc2221bed1c214c1d4242eb4cb9c6358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf5a116d3ec99e4dc8be310a28958b0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaacf5a116d3ec99e4dc8be310a28958b0">APSR_Type::b</a></td></tr>
<tr class="separator:gaacf5a116d3ec99e4dc8be310a28958b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></td></tr>
<tr class="separator:gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade58486d71fc8dd1844a3474c2b01193"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gade58486d71fc8dd1844a3474c2b01193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecc0cd1bc95c99a4a69eeee8d30b7bc"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23</td></tr>
<tr class="separator:ga4ecc0cd1bc95c99a4a69eeee8d30b7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e96e0d42c4b7a0bcb4b850f2bb226c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gade58486d71fc8dd1844a3474c2b01193"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gade58486d71fc8dd1844a3474c2b01193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecc0cd1bc95c99a4a69eeee8d30b7bc"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23</td></tr>
<tr class="separator:ga4ecc0cd1bc95c99a4a69eeee8d30b7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e96e0d42c4b7a0bcb4b850f2bb226c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga16e96e0d42c4b7a0bcb4b850f2bb226c">IPSR_Type::b</a></td></tr>
<tr class="separator:ga16e96e0d42c4b7a0bcb4b850f2bb226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></td></tr>
<tr class="separator:ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec86533c981b0d1d676272c51eefd77d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gaec86533c981b0d1d676272c51eefd77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad666df1095bc7ab15d490b6e7fd80c52"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:15</td></tr>
<tr class="separator:gad666df1095bc7ab15d490b6e7fd80c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d953da572bd5bb067f61f8bf4f8639e"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1</td></tr>
<tr class="separator:ga3d953da572bd5bb067f61f8bf4f8639e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c08b9e66e55f41da75a38a2302c2eb"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:3</td></tr>
<tr class="separator:ga45c08b9e66e55f41da75a38a2302c2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72ce151aac0b137765fd776e8e542dc"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1</td></tr>
<tr class="separator:gaf72ce151aac0b137765fd776e8e542dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfe280c82cf1240f6303a10afe71ddc"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1</td></tr>
<tr class="separator:ga7dfe280c82cf1240f6303a10afe71ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98723df45ef3385b67fdc0751abe6d45"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga98723df45ef3385b67fdc0751abe6d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2edf7a470726be4425574387ac4315"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1</td></tr>
<tr class="separator:ga3a2edf7a470726be4425574387ac4315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e42a77fd15c8763f1a6af8d9cc6015f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaec86533c981b0d1d676272c51eefd77d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9</td></tr>
<tr class="separator:gaec86533c981b0d1d676272c51eefd77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad666df1095bc7ab15d490b6e7fd80c52"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:15</td></tr>
<tr class="separator:gad666df1095bc7ab15d490b6e7fd80c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d953da572bd5bb067f61f8bf4f8639e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1</td></tr>
<tr class="separator:ga3d953da572bd5bb067f61f8bf4f8639e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c08b9e66e55f41da75a38a2302c2eb"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:3</td></tr>
<tr class="separator:ga45c08b9e66e55f41da75a38a2302c2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72ce151aac0b137765fd776e8e542dc"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1</td></tr>
<tr class="separator:gaf72ce151aac0b137765fd776e8e542dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfe280c82cf1240f6303a10afe71ddc"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1</td></tr>
<tr class="separator:ga7dfe280c82cf1240f6303a10afe71ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98723df45ef3385b67fdc0751abe6d45"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1</td></tr>
<tr class="separator:ga98723df45ef3385b67fdc0751abe6d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2edf7a470726be4425574387ac4315"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1</td></tr>
<tr class="separator:ga3a2edf7a470726be4425574387ac4315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e42a77fd15c8763f1a6af8d9cc6015f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga2e42a77fd15c8763f1a6af8d9cc6015f">xPSR_Type::b</a></td></tr>
<tr class="separator:ga2e42a77fd15c8763f1a6af8d9cc6015f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a47176768f45f79076c4f5b1b534bc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></td></tr>
<tr class="separator:ga1a47176768f45f79076c4f5b1b534bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab891ce4bc9998637e391eb006275457"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:1</td></tr>
<tr class="separator:gaab891ce4bc9998637e391eb006275457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7630e035e927de589e40abcd3086b319"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1</td></tr>
<tr class="separator:ga7630e035e927de589e40abcd3086b319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91f1a831fef78e7bf4eea06602d396f"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a>:30</td></tr>
<tr class="separator:gae91f1a831fef78e7bf4eea06602d396f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945fa1fb52e179815bf974fa8abcf16c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaab891ce4bc9998637e391eb006275457"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:1</td></tr>
<tr class="separator:gaab891ce4bc9998637e391eb006275457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7630e035e927de589e40abcd3086b319"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1</td></tr>
<tr class="separator:ga7630e035e927de589e40abcd3086b319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91f1a831fef78e7bf4eea06602d396f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaa7a5662079a447f801034d108f80ce49">CONTROL_Type::_reserved1</a>:30</td></tr>
<tr class="separator:gae91f1a831fef78e7bf4eea06602d396f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945fa1fb52e179815bf974fa8abcf16c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga945fa1fb52e179815bf974fa8abcf16c">CONTROL_Type::b</a></td></tr>
<tr class="separator:ga945fa1fb52e179815bf974fa8abcf16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b642cca3d96da660b1198c133ca2a1f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></td></tr>
<tr class="separator:ga6b642cca3d96da660b1198c133ca2a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17884aed6e39725317b060c7c40f42a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga17884aed6e39725317b060c7c40f42a9">NVIC_Type::ISER</a> [1U]</td></tr>
<tr class="separator:ga17884aed6e39725317b060c7c40f42a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad504dfc7be52ee065fe2d9e0e73726f7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gad504dfc7be52ee065fe2d9e0e73726f7">NVIC_Type::RESERVED0</a> [31U]</td></tr>
<tr class="separator:gad504dfc7be52ee065fe2d9e0e73726f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38dec0d5655780891414e3bcbd44d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gad38dec0d5655780891414e3bcbd44d8f">NVIC_Type::ICER</a> [1U]</td></tr>
<tr class="separator:gad38dec0d5655780891414e3bcbd44d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b263654b2095d8de798dc0da3cc72b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga8b263654b2095d8de798dc0da3cc72b7">NVIC_Type::RSERVED1</a> [31U]</td></tr>
<tr class="separator:ga8b263654b2095d8de798dc0da3cc72b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c06852af00dd52ec34a9a5356130fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga50c06852af00dd52ec34a9a5356130fb">NVIC_Type::ISPR</a> [1U]</td></tr>
<tr class="separator:ga50c06852af00dd52ec34a9a5356130fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d56aa1401183977fe32fdc3e499ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gaf8d56aa1401183977fe32fdc3e499ba2">NVIC_Type::RESERVED2</a> [31U]</td></tr>
<tr class="separator:gaf8d56aa1401183977fe32fdc3e499ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c1e1ee4c01050cbb16a6606c771f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga50c1e1ee4c01050cbb16a6606c771f57">NVIC_Type::ICPR</a> [1U]</td></tr>
<tr class="separator:ga50c1e1ee4c01050cbb16a6606c771f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb47e646010985b4230bfa72ccf8d70c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gacb47e646010985b4230bfa72ccf8d70c">NVIC_Type::RESERVED3</a> [31U]</td></tr>
<tr class="separator:gacb47e646010985b4230bfa72ccf8d70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd95b8a9b22cd293881a933f96b25c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga5bd95b8a9b22cd293881a933f96b25c8">NVIC_Type::RESERVED4</a> [64U]</td></tr>
<tr class="separator:ga5bd95b8a9b22cd293881a933f96b25c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abaeeeafdf19245d7128d0e38408a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga7abaeeeafdf19245d7128d0e38408a87">NVIC_Type::IP</a> [8U]</td></tr>
<tr class="separator:ga7abaeeeafdf19245d7128d0e38408a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08d546d8b641bee298a459ea73e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></td></tr>
<tr class="separator:ga21e08d546d8b641bee298a459ea73e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></td></tr>
<tr class="separator:ga0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10960cdc703f661c83a237d9c69db23c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga10960cdc703f661c83a237d9c69db23c">SCB_Type::RESERVED0</a></td></tr>
<tr class="separator:ga10960cdc703f661c83a237d9c69db23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e5b8934c647eb1b7383c1894f01380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></td></tr>
<tr class="separator:gad3e5b8934c647eb1b7383c1894f01380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></td></tr>
<tr class="separator:ga3a4840c6fa4d1ee75544f4032c88ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6653b0b70faac936046a02809b577f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></td></tr>
<tr class="separator:ga2d6653b0b70faac936046a02809b577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddd65958c1c4c0301f62ede0a9bf12e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gadddd65958c1c4c0301f62ede0a9bf12e">SCB_Type::RESERVED1</a></td></tr>
<tr class="separator:gadddd65958c1c4c0301f62ede0a9bf12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f716f2a3f6473b4785b468152a852f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gad5f716f2a3f6473b4785b468152a852f">SCB_Type::SHP</a> [2U]</td></tr>
<tr class="separator:gad5f716f2a3f6473b4785b468152a852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ae9741a99808043394c4743b635c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></td></tr>
<tr class="separator:ga7b5ae9741a99808043394c4743b635c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875e7afa5c4fd43997fb544a4ac6e37e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></td></tr>
<tr class="separator:ga875e7afa5c4fd43997fb544a4ac6e37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780a489256bb9f54d0ba8ed4de191cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></td></tr>
<tr class="separator:ga4780a489256bb9f54d0ba8ed4de191cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5420d17e8e43104ddd4ae5a610af93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#ga9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></td></tr>
<tr class="separator:ga9b5420d17e8e43104ddd4ae5a610af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcadb0c6d35b21cdc0018658a13942de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gafcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></td></tr>
<tr class="separator:gafcadb0c6d35b21cdc0018658a13942de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e8f0238527c69f522029b93c8e5b78"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a> (uint32_t ticks)</td></tr>
<tr class="memdesc:gae4e8f0238527c69f522029b93c8e5b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Tick Configuration.  <a href="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">More...</a><br /></td></tr>
<tr class="separator:gae4e8f0238527c69f522029b93c8e5b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Functions that configure the System. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae4e8f0238527c69f522029b93c8e5b78" name="gae4e8f0238527c69f522029b93c8e5b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e8f0238527c69f522029b93c8e5b78">&#9670;&nbsp;</a></span>SysTick_Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t SysTick_Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ticks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Tick Configuration. </p>
<p >Initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ticks</td><td>Number of ticks between two interrupts. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 Function succeeded. </dd>
<dd>
1 Function failed. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the function <b>SysTick_Config</b> is not included. In this case, the file <b><em>device</em>.h</b> must contain a vendor-specific implementation of this function. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00769">769</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dc2/group___c_m_s_i_s___core___sys_tick_functions_gae4e8f0238527c69f522029b93c8e5b78_cgraph.png" border="0" usemap="#ad7/dc2/group___c_m_s_i_s___core___sys_tick_functions_gae4e8f0238527c69f522029b93c8e5b78_cgraph" alt=""/></div>
<map name="ad7/dc2/group___c_m_s_i_s___core___sys_tick_functions_gae4e8f0238527c69f522029b93c8e5b78_cgraph" id="ad7/dc2/group___c_m_s_i_s___core___sys_tick_functions_gae4e8f0238527c69f522029b93c8e5b78_cgraph">
<area shape="rect" title="System Tick Configuration." alt="" coords="5,5,117,32"/>
<area shape="rect" href="../../dc/d25/group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority." alt="" coords="165,5,285,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gafbce95646fd514c10aa85ec0a33db728" name="gafbce95646fd514c10aa85ec0a33db728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbce95646fd514c10aa85ec0a33db728">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00251">251</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga93892b25419206ce1d989a6b6abccc9f" name="ga93892b25419206ce1d989a6b6abccc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93892b25419206ce1d989a6b6abccc9f">&#9670;&nbsp;</a></span> <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00251">251</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad2eb0a06de4f03f58874a727716aa9aa" name="gad2eb0a06de4f03f58874a727716aa9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2eb0a06de4f03f58874a727716aa9aa">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00282">282</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga4ecc0cd1bc95c99a4a69eeee8d30b7bc" name="ga4ecc0cd1bc95c99a4a69eeee8d30b7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ecc0cd1bc95c99a4a69eeee8d30b7bc">&#9670;&nbsp;</a></span> <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00282">282</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf438e0f407357e914a70b5bd4d6a97c5" name="gaf438e0f407357e914a70b5bd4d6a97c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf438e0f407357e914a70b5bd4d6a97c5">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..23 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00300">300</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad666df1095bc7ab15d490b6e7fd80c52" name="gad666df1095bc7ab15d490b6e7fd80c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad666df1095bc7ab15d490b6e7fd80c52">&#9670;&nbsp;</a></span> <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 9..23 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00300">300</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaab891ce4bc9998637e391eb006275457" name="gaab891ce4bc9998637e391eb006275457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab891ce4bc9998637e391eb006275457">&#9670;&nbsp;</a></span> <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00338">338</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf8c314273a1e4970a5671bd7f8184f50" name="gaf8c314273a1e4970a5671bd7f8184f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c314273a1e4970a5671bd7f8184f50">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00338">338</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga790056bb6f20ea16cecc784b0dd19ad6" name="ga790056bb6f20ea16cecc784b0dd19ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790056bb6f20ea16cecc784b0dd19ad6">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 25..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00302">302</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga45c08b9e66e55f41da75a38a2302c2eb" name="ga45c08b9e66e55f41da75a38a2302c2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c08b9e66e55f41da75a38a2302c2eb">&#9670;&nbsp;</a></span> <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 25..27 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00302">302</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaa7a5662079a447f801034d108f80ce49" name="gaa7a5662079a447f801034d108f80ce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a5662079a447f801034d108f80ce49">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 2..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00340">340</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gae91f1a831fef78e7bf4eea06602d396f" name="gae91f1a831fef78e7bf4eea06602d396f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91f1a831fef78e7bf4eea06602d396f">&#9670;&nbsp;</a></span> <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 2..31 Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00340">340</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad3e5b8934c647eb1b7383c1894f01380" name="gad3e5b8934c647eb1b7383c1894f01380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e5b8934c647eb1b7383c1894f01380">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00394">394</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaacf5a116d3ec99e4dc8be310a28958b0" name="gaacf5a116d3ec99e4dc8be310a28958b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf5a116d3ec99e4dc8be310a28958b0">&#9670;&nbsp;</a></span> <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  APSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="ga16e96e0d42c4b7a0bcb4b850f2bb226c" name="ga16e96e0d42c4b7a0bcb4b850f2bb226c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e96e0d42c4b7a0bcb4b850f2bb226c">&#9670;&nbsp;</a></span> <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="ga2e42a77fd15c8763f1a6af8d9cc6015f" name="ga2e42a77fd15c8763f1a6af8d9cc6015f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e42a77fd15c8763f1a6af8d9cc6015f">&#9670;&nbsp;</a></span> <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  xPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="ga945fa1fb52e179815bf974fa8abcf16c" name="ga945fa1fb52e179815bf974fa8abcf16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga945fa1fb52e179815bf974fa8abcf16c">&#9670;&nbsp;</a></span> <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CONTROL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Structure used for bit access </p>

</div>
</div>
<a id="ga86e2c5b891ecef1ab55b1edac0da79a6" name="ga86e2c5b891ecef1ab55b1edac0da79a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e2c5b891ecef1ab55b1edac0da79a6">&#9670;&nbsp;</a></span>C <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00253">253</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad7ab052ab79c602547c9987161188273" name="gad7ab052ab79c602547c9987161188273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ab052ab79c602547c9987161188273">&#9670;&nbsp;</a></span> <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00253">253</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7dfe280c82cf1240f6303a10afe71ddc" name="ga7dfe280c82cf1240f6303a10afe71ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dfe280c82cf1240f6303a10afe71ddc">&#9670;&nbsp;</a></span> <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00304">304</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga40213a6b5620410cac83b0d89564609d" name="ga40213a6b5620410cac83b0d89564609d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40213a6b5620410cac83b0d89564609d">&#9670;&nbsp;</a></span>C <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 29 Carry condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00304">304</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gafcadb0c6d35b21cdc0018658a13942de" name="gafcadb0c6d35b21cdc0018658a13942de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcadb0c6d35b21cdc0018658a13942de">&#9670;&nbsp;</a></span>CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SysTick_Type::CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00C (R/ ) SysTick Calibration Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00501">501</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga2d6653b0b70faac936046a02809b577f" name="ga2d6653b0b70faac936046a02809b577f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6653b0b70faac936046a02809b577f">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x014 (R/W) Configuration Control Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00396">396</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga21e08d546d8b641bee298a459ea73e46" name="ga21e08d546d8b641bee298a459ea73e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e08d546d8b641bee298a459ea73e46">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 (R/ ) CPUID Base Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00391">391</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga875e7afa5c4fd43997fb544a4ac6e37e" name="ga875e7afa5c4fd43997fb544a4ac6e37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875e7afa5c4fd43997fb544a4ac6e37e">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 (R/W) SysTick Control and Status Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00498">498</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad38dec0d5655780891414e3bcbd44d8f" name="gad38dec0d5655780891414e3bcbd44d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38dec0d5655780891414e3bcbd44d8f">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICER[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00366">366</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga50c1e1ee4c01050cbb16a6606c771f57" name="ga50c1e1ee4c01050cbb16a6606c771f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c1e1ee4c01050cbb16a6606c771f57">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICPR[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00370">370</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga0ca18ef984d132c6bf4d9b61cd00f05a" name="ga0ca18ef984d132c6bf4d9b61cd00f05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca18ef984d132c6bf4d9b61cd00f05a">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x004 (R/W) Interrupt Control and State Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00392">392</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7abaeeeafdf19245d7128d0e38408a87" name="ga7abaeeeafdf19245d7128d0e38408a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7abaeeeafdf19245d7128d0e38408a87">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::IP[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x300 (R/W) Interrupt Priority Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00373">373</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga17884aed6e39725317b060c7c40f42a9" name="ga17884aed6e39725317b060c7c40f42a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17884aed6e39725317b060c7c40f42a9">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISER[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00364">364</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga50c06852af00dd52ec34a9a5356130fb" name="ga50c06852af00dd52ec34a9a5356130fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c06852af00dd52ec34a9a5356130fb">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISPR[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00368">368</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gab46e5f1b2f4d17cfb9aca4fffcbb2fa5" name="gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00281">281</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gade58486d71fc8dd1844a3474c2b01193" name="gade58486d71fc8dd1844a3474c2b01193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade58486d71fc8dd1844a3474c2b01193">&#9670;&nbsp;</a></span> <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00281">281</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3e9120dcf1a829fc8d2302b4d0673970" name="ga3e9120dcf1a829fc8d2302b4d0673970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9120dcf1a829fc8d2302b4d0673970">&#9670;&nbsp;</a></span>ISR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00299">299</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaec86533c981b0d1d676272c51eefd77d" name="gaec86533c981b0d1d676272c51eefd77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec86533c981b0d1d676272c51eefd77d">&#9670;&nbsp;</a></span> <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 0.. 8 Exception number </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00299">299</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga4780a489256bb9f54d0ba8ed4de191cd" name="ga4780a489256bb9f54d0ba8ed4de191cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4780a489256bb9f54d0ba8ed4de191cd">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x004 (R/W) SysTick Reload Value Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00499">499</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gafc2221bed1c214c1d4242eb4cb9c6358" name="gafc2221bed1c214c1d4242eb4cb9c6358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc2221bed1c214c1d4242eb4cb9c6358">&#9670;&nbsp;</a></span> <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00255">255</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7e7bbba9b00b0bb3283dc07f1abe37e0" name="ga7e7bbba9b00b0bb3283dc07f1abe37e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e7bbba9b00b0bb3283dc07f1abe37e0">&#9670;&nbsp;</a></span>N <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00255">255</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3a2edf7a470726be4425574387ac4315" name="ga3a2edf7a470726be4425574387ac4315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2edf7a470726be4425574387ac4315">&#9670;&nbsp;</a></span> <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00306">306</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga2db9a52f6d42809627d1a7a607c5dbc5" name="ga2db9a52f6d42809627d1a7a607c5dbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db9a52f6d42809627d1a7a607c5dbc5">&#9670;&nbsp;</a></span>N <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 31 Negative condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00306">306</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad504dfc7be52ee065fe2d9e0e73726f7" name="gad504dfc7be52ee065fe2d9e0e73726f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad504dfc7be52ee065fe2d9e0e73726f7">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED0[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00365">365</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga10960cdc703f661c83a237d9c69db23c" name="ga10960cdc703f661c83a237d9c69db23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10960cdc703f661c83a237d9c69db23c">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00393">393</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gadddd65958c1c4c0301f62ede0a9bf12e" name="gadddd65958c1c4c0301f62ede0a9bf12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadddd65958c1c4c0301f62ede0a9bf12e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00397">397</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf8d56aa1401183977fe32fdc3e499ba2" name="gaf8d56aa1401183977fe32fdc3e499ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d56aa1401183977fe32fdc3e499ba2">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED2[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00369">369</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gacb47e646010985b4230bfa72ccf8d70c" name="gacb47e646010985b4230bfa72ccf8d70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb47e646010985b4230bfa72ccf8d70c">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED3[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00371">371</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga5bd95b8a9b22cd293881a933f96b25c8" name="ga5bd95b8a9b22cd293881a933f96b25c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd95b8a9b22cd293881a933f96b25c8">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED4[64U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00372">372</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga8b263654b2095d8de798dc0da3cc72b7" name="ga8b263654b2095d8de798dc0da3cc72b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b263654b2095d8de798dc0da3cc72b7">&#9670;&nbsp;</a></span>RSERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RSERVED1[31U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00367">367</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3a4840c6fa4d1ee75544f4032c88ec34" name="ga3a4840c6fa4d1ee75544f4032c88ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4840c6fa4d1ee75544f4032c88ec34">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x010 (R/W) System Control Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00395">395</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7b5ae9741a99808043394c4743b635c4" name="ga7b5ae9741a99808043394c4743b635c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5ae9741a99808043394c4743b635c4">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x024 (R/W) System Handler Control and State Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00399">399</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gad5f716f2a3f6473b4785b468152a852f" name="gad5f716f2a3f6473b4785b468152a852f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f716f2a3f6473b4785b468152a852f">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::SHP[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00398">398</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7630e035e927de589e40abcd3086b319" name="ga7630e035e927de589e40abcd3086b319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7630e035e927de589e40abcd3086b319">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 1 Stack to be used </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00339">339</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga8cc085fea1c50a8bd9adea63931ee8e2" name="ga8cc085fea1c50a8bd9adea63931ee8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc085fea1c50a8bd9adea63931ee8e2">&#9670;&nbsp;</a></span>SPSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 1 Stack to be used </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00339">339</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3d953da572bd5bb067f61f8bf4f8639e" name="ga3d953da572bd5bb067f61f8bf4f8639e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d953da572bd5bb067f61f8bf4f8639e">&#9670;&nbsp;</a></span> <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 24 Thumb bit (read 0) </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00301">301</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga7eed9fe24ae8d354cd76ae1c1110a658" name="ga7eed9fe24ae8d354cd76ae1c1110a658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eed9fe24ae8d354cd76ae1c1110a658">&#9670;&nbsp;</a></span>T <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 24 Thumb bit (read 0) </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00301">301</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga8004d224aacb78ca37774c35f9156e7e" name="ga8004d224aacb78ca37774c35f9156e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8004d224aacb78ca37774c35f9156e7e">&#9670;&nbsp;</a></span>V <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00252">252</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga4af3762938528657d2dd6d3a6bd4460b" name="ga4af3762938528657d2dd6d3a6bd4460b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af3762938528657d2dd6d3a6bd4460b">&#9670;&nbsp;</a></span> <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00252">252</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf72ce151aac0b137765fd776e8e542dc" name="gaf72ce151aac0b137765fd776e8e542dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf72ce151aac0b137765fd776e8e542dc">&#9670;&nbsp;</a></span> <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00303">303</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gaf14df16ea0690070c45b95f2116b7a0a" name="gaf14df16ea0690070c45b95f2116b7a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf14df16ea0690070c45b95f2116b7a0a">&#9670;&nbsp;</a></span>V <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 28 Overflow condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00303">303</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga9b5420d17e8e43104ddd4ae5a610af93" name="ga9b5420d17e8e43104ddd4ae5a610af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5420d17e8e43104ddd4ae5a610af93">&#9670;&nbsp;</a></span>VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SysTick_Type::VAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x008 (R/W) SysTick Current Value Register </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00500">500</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="gae4c2ef8c9430d7b7bef5cbfbbaed3a94" name="gae4c2ef8c9430d7b7bef5cbfbbaed3a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">&#9670;&nbsp;</a></span>w <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00257">257</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga4adca999d3a0bc1ae682d73ea7cfa879" name="ga4adca999d3a0bc1ae682d73ea7cfa879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adca999d3a0bc1ae682d73ea7cfa879">&#9670;&nbsp;</a></span>w <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00284">284</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga1a47176768f45f79076c4f5b1b534bc2" name="ga1a47176768f45f79076c4f5b1b534bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a47176768f45f79076c4f5b1b534bc2">&#9670;&nbsp;</a></span>w <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00308">308</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga6b642cca3d96da660b1198c133ca2a1f" name="ga6b642cca3d96da660b1198c133ca2a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b642cca3d96da660b1198c133ca2a1f">&#9670;&nbsp;</a></span>w <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Type used for word access </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00342">342</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga58810e99786acd04685b08c1074703c8" name="ga58810e99786acd04685b08c1074703c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58810e99786acd04685b08c1074703c8">&#9670;&nbsp;</a></span> <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00254">254</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga3b04d58738b66a28ff13f23d8b0ba7e5" name="ga3b04d58738b66a28ff13f23d8b0ba7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b04d58738b66a28ff13f23d8b0ba7e5">&#9670;&nbsp;</a></span>Z <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00254">254</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga98723df45ef3385b67fdc0751abe6d45" name="ga98723df45ef3385b67fdc0751abe6d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98723df45ef3385b67fdc0751abe6d45">&#9670;&nbsp;</a></span> <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00305">305</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ga1e5d9801013d5146f2e02d9b7b3da562" name="ga1e5d9801013d5146f2e02d9b7b3da562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5d9801013d5146f2e02d9b7b3da562">&#9670;&nbsp;</a></span>Z <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >bit: 30 Zero condition code flag </p>

<p class="definition">Definition at line <a class="el" href="../../d7/d29/core__cm0_8h_source.html#l00305">305</a> of file <a class="el" href="../../d7/d29/core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Oct 18 2024 15:57:17 for NUC029FAE_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
