
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 372.227 ; gain = 101.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:23]
	Parameter U_BOUND bound to: 9'b001100100 
	Parameter D_BOUND bound to: 9'b000010100 
	Parameter L_BOUND bound to: 10'b0001111000 
	Parameter R_BOUND bound to: 10'b0110100100 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_STA bound to: 60 - type: integer 
	Parameter VA_END bound to: 420 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/vga640x480.v:23]
INFO: [Synth 8-6157] synthesizing module 'seginterface' [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/imports/project_3/seginterface.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/imports/project_3/sevenseg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (2#1) [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/imports/project_3/sevenseg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seginterface' (3#1) [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/imports/project_3/seginterface.v:23]
WARNING: [Synth 8-350] instance 'M1' of module 'seginterface' requires 19 connections, but only 17 given [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3848] Net dig7 in module/entity top does not have driver. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-3848] Net dig2 in module/entity top does not have driver. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-3848] Net block_y in module/entity top does not have driver. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3848] Net block_x in module/entity top does not have driver. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design seginterface has unconnected port rst
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 428.125 ; gain = 157.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin M1:dig7[3] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig7[2] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig7[1] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig7[0] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig2[3] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig2[2] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig2[1] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig2[0] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig1[0] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-3295] tying undriven pin M1:dig0[0] to constant 0 [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/sources_1/new/top.v:106]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 428.125 ; gain = 157.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 428.125 ; gain = 157.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.srcs/constrs_1/new/DDR4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.773 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.773 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 778.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 778.773 ; gain = 507.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 778.773 ; gain = 507.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 778.773 ; gain = 507.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 778.773 ; gain = 507.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module seginterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[0]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[0]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[1]' (FDS) to 'sq_b1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[1]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[2]' (FDS) to 'sq_b1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[2]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[3]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[3]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[4]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[4]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[5]' (FDS) to 'sq_b1_reg[6]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[5]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[6]' (FDS) to 'sq_b1_reg[9]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[6]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[7]' (FDR) to 'sq_a1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[7]' (FDR) to 'sq_b1_reg[8]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[8]' (FDR) to 'sq_b1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[8]' (FDS) to 'sq_a1_reg[9]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[9]' (FDS) to 'sq_a1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sq_b1_reg[10]' (FDR) to 'sq_b1_reg[11]'
INFO: [Synth 8-3886] merging instance 'sq_a1_reg[10]' (FDS) to 'sq_a1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sq_b1_reg[11] )
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[0]' (FD) to 'VGA_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[1]' (FD) to 'VGA_G_reg[0]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[2]' (FD) to 'VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[3]' (FD) to 'VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[0]' (FD) to 'VGA_G_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[2]' (FD) to 'VGA_G_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA_G_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 778.773 ; gain = 507.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 778.773 ; gain = 507.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[1]' (FD) to 'VGA_R_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |    11|
|5     |LUT3   |     9|
|6     |LUT4   |     9|
|7     |LUT5   |    19|
|8     |LUT6   |    19|
|9     |FDRE   |    58|
|10    |IBUF   |     2|
|11    |OBUF   |    29|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |   166|
|2     |  M1      |seginterface |    51|
|3     |  display |vga640x480   |    68|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 788.777 ; gain = 167.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 788.777 ; gain = 517.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 28 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 791.801 ; gain = 533.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 00:09:48 2019...
