{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685803245547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685803245548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  3 11:40:45 2023 " "Processing started: Sat Jun  3 11:40:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685803245548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803245548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803245549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685803246706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685803246706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../hdl/DataFlow/program_counter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/program_counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/insn_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/insn_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 insn_memory " "Found entity 1: insn_memory" {  } { { "../hdl/DataFlow/insn_memory.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/insn_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../hdl/DataFlow/data_memory.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/data_memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "../hdl/Control_Unit/clock_gen.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../hdl/cpu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685803264043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264043 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "func3 control_unit.v(213) " "Verilog HDL Continuous Assignment error at control_unit.v(213): object \"func3\" on left-hand side of assignment must have a net type" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 213 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1685803264050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685803264163 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun  3 11:41:04 2023 " "Processing ended: Sat Jun  3 11:41:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685803264163 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685803264163 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685803264163 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685803264163 ""}
