{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685121492675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685121492676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 14:18:12 2023 " "Processing started: Fri May 26 14:18:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685121492676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121492676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121492676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685121493478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685121493478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arquitetura " "Found design unit 1: display-arquitetura" {  } { { "display.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506254 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506257 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleULA-comportamento " "Found design unit 1: unidadeControleULA-comportamento" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506260 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleULA " "Found entity 1: unidadeControleULA" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506262 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_aula16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_aula16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_aula16-arquitetura " "Found design unit 1: ula_aula16-arquitetura" {  } { { "ula_aula16.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506267 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_aula16 " "Found entity 1: ula_aula16" {  } { { "ula_aula16.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerio.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somadorGenerio.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506269 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerio.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somadorGenerio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506272 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinalGenerico-comportamento " "Found design unit 1: SinalGenerico-comportamento" {  } { { "SinalGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/SinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506274 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinalGenerico " "Found entity 1: SinalGenerico" {  } { { "SinalGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/SinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506277 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506279 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506282 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1-comportamento " "Found design unit 1: muxGenerico4x1_1-comportamento" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506285 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1 " "Found entity 1: muxGenerico4x1_1" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506288 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico_bit_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico_bit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico_bit_1-comportamento " "Found design unit 1: muxGenerico_bit_1-comportamento" {  } { { "muxGenerico_bit_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico_bit_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506290 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico_bit_1 " "Found entity 1: muxGenerico_bit_1" {  } { { "muxGenerico_bit_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico_bit_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-arquitetura " "Found design unit 1: mips-arquitetura" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506293 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506296 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506296 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOPCODE-comportamento " "Found design unit 1: decoderOPCODE-comportamento" {  } { { "decoderOPCODE.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderOPCODE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506299 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOPCODE " "Found entity 1: decoderOPCODE" {  } { { "decoderOPCODE.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderOPCODE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFUNCT-comportamento " "Found design unit 1: decoderFUNCT-comportamento" {  } { { "decoderFUNCT.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderFUNCT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506301 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFUNCT " "Found entity 1: decoderFUNCT" {  } { { "decoderFUNCT.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderFUNCT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentesomador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentesomador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componenteSomador-comportamento " "Found design unit 1: componenteSomador-comportamento" {  } { { "componenteSomador.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/componenteSomador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506304 ""} { "Info" "ISGN_ENTITY_NAME" "1 componenteSomador " "Found entity 1: componenteSomador" {  } { { "componenteSomador.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/componenteSomador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checa31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checa31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checa31-comportamento " "Found design unit 1: checa31-comportamento" {  } { { "checa31.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa31.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506306 ""} { "Info" "ISGN_ENTITY_NAME" "1 checa31 " "Found entity 1: checa31" {  } { { "checa31.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checa30a0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checa30a0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checa30a0-comportamento " "Found design unit 1: checa30a0-comportamento" {  } { { "checa30a0.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506310 ""} { "Info" "ISGN_ENTITY_NAME" "1 checa30a0 " "Found entity 1: checa30a0" {  } { { "checa30a0.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506312 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685121506365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Operacao_Ula MIPS.vhd(52) " "Verilog HDL or VHDL warning at MIPS.vhd(52): object \"Operacao_Ula\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506365 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selUla MIPS.vhd(53) " "VHDL Signal Declaration warning at MIPS.vhd(53): used implicit default value for signal \"selUla\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685121506365 "|mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ula_mem MIPS.vhd(77) " "Verilog HDL or VHDL warning at MIPS.vhd(77): object \"saida_ula_mem\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506377 "|mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imediato_i MIPS.vhd(93) " "Verilog HDL or VHDL warning at MIPS.vhd(93): object \"imediato_i\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506377 "|mips"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] MIPS.vhd(18) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at MIPS.vhd(18)" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506381 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS.vhd" "PC" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "MIPS.vhd" "incrementaPC" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:incrementaImediato " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:incrementaImediato\"" {  } { { "MIPS.vhd" "incrementaImediato" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxBeq " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxBeq\"" {  } { { "MIPS.vhd" "muxBeq" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxRTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxRTRD\"" {  } { { "MIPS.vhd" "muxRTRD" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_aula16 ula_aula16:ULA1 " "Elaborating entity \"ula_aula16\" for hierarchy \"ula_aula16:ULA1\"" {  } { { "MIPS.vhd" "ULA1" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_31 ula_aula16.vhd(53) " "Verilog HDL or VHDL warning at ula_aula16.vhd(53): object \"carry_out_31\" assigned a value but never read" {  } { { "ula_aula16.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506427 "|mips|ula_aula16:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checa30a0 ula_aula16:ULA1\|checa30a0:BIT0 " "Elaborating entity \"checa30a0\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\"" {  } { { "ula_aula16.vhd" "BIT0" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico_bit_1 ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico_bit_1:muxB " "Elaborating entity \"muxGenerico_bit_1\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico_bit_1:muxB\"" {  } { { "checa30a0.vhd" "muxB" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componenteSomador ula_aula16:ULA1\|checa30a0:BIT0\|componenteSomador:somador " "Elaborating entity \"componenteSomador\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\|componenteSomador:somador\"" {  } { { "checa30a0.vhd" "somador" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1 ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado " "Elaborating entity \"muxGenerico4x1_1\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado\"" {  } { { "checa30a0.vhd" "muxResultado" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506432 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX muxGenerico4x1_1.vhd(15) " "Inferred latch for \"saida_MUX\" at muxGenerico4x1_1.vhd(15)" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506433 "|mips|ula_aula16:ULA1|checa30a0:BIT0|muxGenerico4x1_1:muxResultado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checa31 ula_aula16:ULA1\|checa31:BIT31 " "Elaborating entity \"checa31\" for hierarchy \"ula_aula16:ULA1\|checa31:BIT31\"" {  } { { "ula_aula16.vhd" "BIT31" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM1 " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM1\"" {  } { { "MIPS.vhd" "RAM1" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "MIPS.vhd" "ROM1" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506473 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685121506474 "|mips|ROMMIPS:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:Registradores " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:Registradores\"" {  } { { "MIPS.vhd" "Registradores" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC\"" {  } { { "MIPS.vhd" "UC" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinalGenerico SinalGenerico:SINAL_ESTENDE " "Elaborating entity \"SinalGenerico\" for hierarchy \"SinalGenerico:SINAL_ESTENDE\"" {  } { { "MIPS.vhd" "SINAL_ESTENDE" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleULA unidadeControleULA:UC_ULA " "Elaborating entity \"unidadeControleULA\" for hierarchy \"unidadeControleULA:UC_ULA\"" {  } { { "MIPS.vhd" "UC_ULA" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOPCODE unidadeControleULA:UC_ULA\|decoderOPCODE:decOPCODE " "Elaborating entity \"decoderOPCODE\" for hierarchy \"unidadeControleULA:UC_ULA\|decoderOPCODE:decOPCODE\"" {  } { { "unidadeControleULA.vhd" "decOPCODE" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFUNCT unidadeControleULA:UC_ULA\|decoderFUNCT:decFUNCT " "Elaborating entity \"decoderFUNCT\" for hierarchy \"unidadeControleULA:UC_ULA\|decoderFUNCT:decFUNCT\"" {  } { { "unidadeControleULA.vhd" "decFUNCT" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 unidadeControleULA:UC_ULA\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"unidadeControleULA:UC_ULA\|muxGenerico2x1:MUX\"" {  } { { "unidadeControleULA.vhd" "MUX" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "MIPS.vhd" "display" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg display:display\|conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"display:display\|conversorHex7Seg:display0\"" {  } { { "display.vhd" "display0" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/display.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506488 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:Registradores\|registrador " "RAM logic \"bancoReg:Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685121506914 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM1\|memROM " "RAM logic \"ROMMIPS:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685121506914 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685121506914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa31:BIT31\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa31:BIT31\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT30\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT30\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT29\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT29\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT28\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT28\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT27\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT27\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT26\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT26\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT25\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT25\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT24\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT24\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT23\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT23\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT22\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT22\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT21\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT21\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT20\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT20\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT19\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT19\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT18\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT18\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT17\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT17\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT16\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT16\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT15\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT15\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT14\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT14\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT13\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT13\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT12\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT12\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT11\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT11\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT10\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT10\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT9\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT9\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT8\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT8\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT7\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT7\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT6\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT6\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT5\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT5\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT4\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT4\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT3\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT3\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT2\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT2\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT1\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT1\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685121508514 "|mips|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685121508514 "|mips|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685121508514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685121508609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685121510600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685121510951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121510951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685121511070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "588 " "Implemented 588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685121511075 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685121511075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "521 " "Implemented 521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685121511075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685121511075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685121511133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 14:18:31 2023 " "Processing ended: Fri May 26 14:18:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685121511133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685121511133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685121511133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121511133 ""}
