0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_1_half_adder/project_1_half_adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_1_half_adder/project_1_half_adder.srcs/sim_1/new/half_adder_tb.sv,1758352719,systemVerilog,,,,half_adder_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_1_half_adder/project_1_half_adder.srcs/sources_1/new/half_adder.v,1758352759,verilog,,,,half_adder_df,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
