xrun(64): 19.09-s010: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	19.09-s010: Started on May 17, 2022 at 14:08:51 IDT
xrun
	-f run.f
		-64
		-uvmhome /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d
		-timescale 1ns/1ns
		-incdir ../../yapp/sv
		../../yapp/sv/yapp_pkg.sv
		../../yapp/sv/yapp_if.sv
		-incdir ../../channel/sv
		../../channel/sv/channel_pkg.sv
		../../channel/sv/channel_if.sv
		-incdir ../../clock_and_reset/sv
		../../clock_and_reset/sv/clock_and_reset_pkg.sv
		../../clock_and_reset/sv/clock_and_reset_if.sv
		-incdir ../../hbus/sv
		../../hbus/sv/hbus_pkg.sv
		../../hbus/sv/hbus_if.sv
		cdns_uvmreg_utils_pkg.sv
		yapp_router_regs_rdb.sv
		../../router_rtl/yapp_router.sv
		clkgen.sv
		tb_top.sv
		hw_top.sv
		+UVM_VERBOSITY=UVM_MEDIUM
		+UVM_TESTNAME=uvm_reset_test

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_MEDIUM

Loading snapshot worklib.tb_top:sv .................... Done
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are not specified and will default to 0. The recommended value for each of them is 1 which will become the default in a future release.
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /tools/cdnc/xcelium/current/tools/xcelium/files/xmsimrc
xcelium> source /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (19.09-s010)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test uvm_reset_test...
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.ch0.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.ch0.rx_agent.monitor
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.ch1.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.ch1.rx_agent.monitor
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(68) @ 0: uvm_test_top.tb.ch2.rx_agent.monitor [NOCOV] Coverage not enabled for: uvm_test_top.tb.ch2.rx_agent.monitor
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Name                                 Type                                                                               Size  Value                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------
uvm_test_top                         uvm_reset_test                                                                     -     @3069                               
  tb                                 router_tb                                                                          -     @3178                               
    ch0                              channel_env                                                                        -     @3261                               
      rx_agent                       channel_rx_agent                                                                   -     @4160                               
        driver                       channel_rx_driver                                                                  -     @5146                               
          rsp_port                   uvm_analysis_port                                                                  -     @5297                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @5248                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h0                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      channel_rx_monitor                                                                 -     @4341                               
          item_collected_port        uvm_analysis_port                                                                  -     @4528                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h0                                 
          checks_enable              integral                                                                           1     'h1                                 
          coverage_enable            integral                                                                           1     'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    channel_rx_sequencer                                                               -     @4503                               
          rsp_export                 uvm_analysis_export                                                                -     @4617                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @5167                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      channel_id                     integral                                                                           32    'h0                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    ch1                              channel_env                                                                        -     @3244                               
      rx_agent                       channel_rx_agent                                                                   -     @5351                               
        driver                       channel_rx_driver                                                                  -     @6040                               
          rsp_port                   uvm_analysis_port                                                                  -     @6185                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @6137                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      channel_rx_monitor                                                                 -     @5348                               
          item_collected_port        uvm_analysis_port                                                                  -     @5435                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h1                                 
          checks_enable              integral                                                                           1     'h1                                 
          coverage_enable            integral                                                                           1     'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    channel_rx_sequencer                                                               -     @5415                               
          rsp_export                 uvm_analysis_export                                                                -     @5520                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @6060                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      channel_id                     integral                                                                           32    'h1                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    ch2                              channel_env                                                                        -     @3296                               
      rx_agent                       channel_rx_agent                                                                   -     @6237                               
        driver                       channel_rx_driver                                                                  -     @6926                               
          rsp_port                   uvm_analysis_port                                                                  -     @7071                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @7023                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h2                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      channel_rx_monitor                                                                 -     @6234                               
          item_collected_port        uvm_analysis_port                                                                  -     @6321                               
            recording_detail         integral                                                                           32    'd1                                 
          channel_id                 integral                                                                           32    'h2                                 
          checks_enable              integral                                                                           1     'h1                                 
          coverage_enable            integral                                                                           1     'h1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    channel_rx_sequencer                                                               -     @6301                               
          rsp_export                 uvm_analysis_export                                                                -     @6406                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @6946                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      channel_id                     integral                                                                           32    'h2                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    clock_and_reset                  clock_and_reset_env                                                                -     @3356                               
      agent                          clock_and_reset_agent                                                              -     @7122                               
        driver                       clock_and_reset_driver                                                             -     @7153                               
          rsp_port                   uvm_analysis_port                                                                  -     @7254                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @7203                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    clock_and_reset_sequencer                                                          -     @7233                               
          rsp_export                 uvm_analysis_export                                                                -     @7343                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @7891                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        recording_detail             integral                                                                           32    'd1                                 
      recording_detail               integral                                                                           32    'd1                                 
    env                              yapp_env                                                                           -     @3214                               
      tx_agent                       yapp_tx_agent                                                                      -     @7944                               
        driver                       yapp_tx_driver                                                                     -     @8007                               
          rsp_port                   uvm_analysis_port                                                                  -     @8159                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @8108                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
        monitor                      yapp_tx_monitor                                                                    -     @7976                               
          item_collected_port        uvm_analysis_port                                                                  -     @8027                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    yapp_tx_sequencer                                                                  -     @8189                               
          rsp_export                 uvm_analysis_export                                                                -     @8246                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @8794                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        recording_detail             integral                                                                           32    'd1                                 
      recording_detail               integral                                                                           32    'd1                                 
    hbus                             hbus_env                                                                           -     @3373                               
      masters[0]                     hbus_master_agent                                                                  -     @8926                               
        driver                       hbus_master_driver                                                                 -     @9545                               
          rsp_port                   uvm_analysis_port                                                                  -     @9696                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_port              uvm_seq_item_pull_port                                                             -     @9647                               
            recording_detail         integral                                                                           32    'd1                                 
          random_delay               integral                                                                           1     'h0                                 
          master_id                  integral                                                                           32    'h0                                 
          recording_detail           integral                                                                           32    'd1                                 
        sequencer                    hbus_master_sequencer                                                              -     @8957                               
          rsp_export                 uvm_analysis_export                                                                -     @9018                               
            recording_detail         integral                                                                           32    'd1                                 
          seq_item_export            uvm_seq_item_pull_imp                                                              -     @9566                               
            recording_detail         integral                                                                           32    'd1                                 
          recording_detail           integral                                                                           32    'd1                                 
          arbitration_queue          array                                                                              0     -                                   
          lock_queue                 array                                                                              0     -                                   
          num_last_reqs              integral                                                                           32    'd1                                 
          num_last_rsps              integral                                                                           32    'd1                                 
        monitor                      hbus_monitor                                                                       -     @8841                               
        is_active                    uvm_active_passive_enum                                                            1     UVM_ACTIVE                          
        master_id                    integral                                                                           32    'h0                                 
        recording_detail             integral                                                                           32    'd1                                 
      monitor                        hbus_monitor                                                                       -     @8841                               
        item_collected_port          uvm_analysis_port                                                                  -     @8892                               
          recording_detail           integral                                                                           32    'd1                                 
        checks_enable                integral                                                                           1     'h1                                 
        coverage_enable              integral                                                                           1     'h1                                 
        recording_detail             integral                                                                           32    'd1                                 
      num_masters                    integral                                                                           32    'h1                                 
      num_slaves                     integral                                                                           32    'h0                                 
      checks_enable                  integral                                                                           1     'h1                                 
      coverage_enable                integral                                                                           1     'h1                                 
      recording_detail               integral                                                                           32    'd1                                 
    mcseqr                           router_mcsequencer                                                                 -     @3404                               
      rsp_export                     uvm_analysis_export                                                                -     @3493                               
        recording_detail             integral                                                                           32    'd1                                 
      seq_item_export                uvm_seq_item_pull_imp                                                              -     @4043                               
        recording_detail             integral                                                                           32    'd1                                 
      recording_detail               integral                                                                           32    'd1                                 
      arbitration_queue              array                                                                              0     -                                   
      lock_queue                     array                                                                              0     -                                   
      num_last_reqs                  integral                                                                           32    'd1                                 
      num_last_rsps                  integral                                                                           32    'd1                                 
    yapp_rm                          yapp_router_regs_vendor_Cadence_Design_Systems_library_Yapp_Registers_version_1_5  -     @4022                               
      router_yapp_regs               yapp_regs_c                                                                        -     @4143                               
        addr0_cnt_reg                addr0_cnt_reg_c                                                                    -     @4178                               
          addr0_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr0_cnt_reg[7:0]=8'h00        
        addr1_cnt_reg                addr1_cnt_reg_c                                                                    -     @4188                               
          addr1_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr1_cnt_reg[7:0]=8'h00        
        addr2_cnt_reg                addr2_cnt_reg_c                                                                    -     @4204                               
          addr2_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr2_cnt_reg[7:0]=8'h00        
        addr3_cnt_reg                illegal_addr_cnt_reg_c                                                             -     @4219                               
          addr3_cnt_reg_fld          uvm_reg_field                                                                      ...    RO addr3_cnt_reg[7:0]=8'h00        
        ctrl_reg                     ctrl_reg_c                                                                         -     @4234                               
          plen                       uvm_reg_field                                                                      ...    RW ctrl_reg[5:0]=6'h00             
        en_reg                       en_reg_c                                                                           -     @4249                               
          router_en                  uvm_reg_field                                                                      ...    RW en_reg[0:0]=1'h0                
          parity_err_cnt_en          uvm_reg_field                                                                      ...    RW en_reg[1:1]=1'h0                
          oversized_pkt_cnt_en       uvm_reg_field                                                                      ...    RW en_reg[2:2]=1'h0                
          addr0_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[4:4]=1'h0                
          addr1_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[5:5]=1'h0                
          addr2_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[6:6]=1'h0                
          addr3_cnt_en               uvm_reg_field                                                                      ...    RW en_reg[7:7]=1'h0                
        mem_size_reg                 mem_size_reg_c                                                                     -     @4264                               
          mem_size_reg_fld           uvm_reg_field                                                                      ...    RO mem_size_reg[7:0]=8'h00         
        oversized_pkt_cnt_reg        oversized_pkt_cnt_reg_c                                                            -     @4297                               
          oversized_pkt_cnt_reg_fld  uvm_reg_field                                                                      ...    RO oversized_pkt_cnt_reg[7:0]=8'h00
        parity_err_cnt_reg           parity_err_cnt_reg_c                                                               -     @4312                               
          parity_err_cnt_reg_fld     uvm_reg_field                                                                      ...    RO parity_err_cnt_reg[7:0]=8'h00   
      router_yapp_mem                yapp_mem_c                                                                         -     @4108                               
        n_bits                       integral                                                                           32    'd8                                 
        size                         integral                                                                           32    'd256                               
      router_yapp_pkt_mem            yapp_pkt_mem_c                                                                     -     @4130                               
        n_bits                       integral                                                                           32    'd8                                 
        size                         integral                                                                           32    'd64                                
    recording_detail                 integral                                                                           32    'd1                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------

SDI/Verilog Transaction Recording Facility Version 19.09-s010
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.ch2.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.ch1.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(109) @ 0: uvm_test_top.tb.ch0.rx_agent.monitor [channel_rx_monitor] Inside the run() phase
UVM_INFO @ 0: reporter@@uvm_reset_seq [STARTING_SEQ] 

Starting uvm_reset_seq sequence...

UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 0: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.addr0_cnt_reg in map "yapp_rm.router"...
UVM_INFO ../../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../../hbus/sv/hbus_if.sv(41) @ 50: reporter [HBUS_IF] Master Observed Reset
UVM_INFO ../../hbus/sv/hbus_monitor.sv(91) @ 50: uvm_test_top.tb.hbus.monitor [hbus_monitor] Reset Active
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(113) @ 550: uvm_test_top.tb.ch2.rx_agent.monitor [channel_rx_monitor] Detected Reset Done
UVM_INFO ../../channel/sv/channel_rx_driver.sv(72) @ 550: uvm_test_top.tb.ch2.rx_agent.driver [channel_rx_driver] Reset Dropped
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(113) @ 550: uvm_test_top.tb.ch1.rx_agent.monitor [channel_rx_monitor] Detected Reset Done
UVM_INFO ../../channel/sv/channel_rx_driver.sv(72) @ 550: uvm_test_top.tb.ch1.rx_agent.driver [channel_rx_driver] Reset Dropped
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(113) @ 550: uvm_test_top.tb.ch0.rx_agent.monitor [channel_rx_monitor] Detected Reset Done
UVM_INFO ../../channel/sv/channel_rx_driver.sv(72) @ 550: uvm_test_top.tb.ch0.rx_agent.driver [channel_rx_driver] Reset Dropped
UVM_INFO ../../hbus/sv/hbus_monitor.sv(93) @ 550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Reset Deasserted
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(57) @ 550: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Reset Dropped
UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(34) @ 550: uvm_test_top.tb.env.tx_agent.monitor [yapp_tx_monitor] Detected Reset Done
UVM_INFO ../../yapp/sv/yapp_tx_driver.sv(29) @ 550: uvm_test_top.tb.env.tx_agent.driver [yapp_tx_driver] Reset dropped
UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 600: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10514                                   
  haddr                        integral              16    'h1009                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    600                                      
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 650: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 650: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 800: reporter [HBUS_IF] Master reads 00 from 1009
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 800: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.addr1_cnt_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 850: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h1009   
  hdata               integral              8     'h0      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    650      
  end_time            time                  64    850      
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 900: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10519                                   
  haddr                        integral              16    'h100a                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    900                                      
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 950: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 950: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 1100: reporter [HBUS_IF] Master reads 00 from 100a
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 1100: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.addr2_cnt_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1150: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h100a   
  hdata               integral              8     'h0      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    950      
  end_time            time                  64    1150     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1200: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10350                                   
  haddr                        integral              16    'h100b                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1200                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 1250: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1250: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 1400: reporter [HBUS_IF] Master reads 00 from 100b
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 1400: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.addr3_cnt_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1450: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h100b   
  hdata               integral              8     'h0      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    1250     
  end_time            time                  64    1450     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1500: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10294                                   
  haddr                        integral              16    'h1006                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1500                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 1550: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1550: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 1700: reporter [HBUS_IF] Master reads 00 from 1006
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 1700: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.ctrl_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 1750: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h1006   
  hdata               integral              8     'h0      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    1550     
  end_time            time                  64    1750     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 1800: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10276                                   
  haddr                        integral              16    'h1000                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    1800                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 1850: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 1850: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 2000: reporter [HBUS_IF] Master reads 3f from 1000
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 2000: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.en_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2050: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h1000   
  hdata               integral              8     'h3f     
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    1850     
  end_time            time                  64    2050     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2100: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10514                                   
  haddr                        integral              16    'h1001                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2100                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 2150: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2150: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 2300: reporter [HBUS_IF] Master reads 01 from 1001
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 2300: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.mem_size_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2350: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h1001   
  hdata               integral              8     'h1      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    2150     
  end_time            time                  64    2350     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2400: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10519                                   
  haddr                        integral              16    'h100d                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2400                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 2450: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2450: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 2600: reporter [HBUS_IF] Master reads 00 from 100d
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 2600: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.oversized_pkt_cnt_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2650: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h100d   
  hdata               integral              8     'h0      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    2450     
  end_time            time                  64    2650     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 2700: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10350                                   
  haddr                        integral              16    'h1005                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    2700                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 2750: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 2750: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 2900: reporter [HBUS_IF] Master reads 00 from 1005
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_hw_reset_seq.svh(115) @ 2900: reporter@@uvm_reset_seq [uvm_reg_hw_reset_seq] Verifying reset value of register yapp_rm.router_yapp_regs.parity_err_cnt_reg in map "yapp_rm.router"...
UVM_INFO ../../hbus/sv/hbus_monitor.sv(109) @ 2950: uvm_test_top.tb.hbus.monitor [hbus_monitor] transaction collected :
-----------------------------------------------------------
Name                  Type                  Size  Value    
-----------------------------------------------------------
tr_collect            hbus_transaction      -     @10601   
  haddr               integral              16    'h1005   
  hdata               integral              8     'h0      
  hwr_rd              hbus_read_write_enum  1     HBUS_READ
  wait_between_cycle  integral              32    'h0      
  begin_time          time                  64    2750     
  end_time            time                  64    2950     
-----------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_master_driver.sv(67) @ 3000: uvm_test_top.tb.hbus.masters[0].driver [hbus_master_driver] Driving transaction :
----------------------------------------------------------------------------------------------------
Name                           Type                  Size  Value                                    
----------------------------------------------------------------------------------------------------
tr                             hbus_transaction      -     @10294                                   
  haddr                        integral              16    'h1004                                   
  hdata                        integral              8     'h0                                      
  hwr_rd                       hbus_read_write_enum  1     HBUS_READ                                
  wait_between_cycle           integral              32    'h0                                      
  begin_time                   time                  64    3000                                     
  depth                        int                   32    'd2                                      
  parent sequence (name)       string                13    uvm_reset_seq                            
  parent sequence (full name)  string                13    uvm_reset_seq                            
  sequencer                    string                41    uvm_test_top.tb.hbus.masters[0].sequencer
----------------------------------------------------------------------------------------------------

UVM_INFO ../../hbus/sv/hbus_if.sv(155) @ 3050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ../../hbus/sv/hbus_monitor.sv(101) @ 3050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ../../hbus/sv/hbus_if.sv(89) @ 3200: reporter [HBUS_IF] Master reads 00 from 1004
UVM_INFO /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 3200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 3200: uvm_test_top.tb.ch0.rx_agent.driver [channel_rx_driver] Report: Channel_0 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 3200: uvm_test_top.tb.ch0.rx_agent.monitor [channel_rx_monitor] Report: Channel_0 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 3200: uvm_test_top.tb.ch1.rx_agent.driver [channel_rx_driver] Report: Channel_1 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 3200: uvm_test_top.tb.ch1.rx_agent.monitor [channel_rx_monitor] Report: Channel_1 Monitor Collected 0 Packets
UVM_INFO ../../channel/sv/channel_rx_driver.sv(94) @ 3200: uvm_test_top.tb.ch2.rx_agent.driver [channel_rx_driver] Report: Channel_2 RX Driver Sent 0 Responses
UVM_INFO ../../channel/sv/channel_rx_monitor.sv(157) @ 3200: uvm_test_top.tb.ch2.rx_agent.monitor [channel_rx_monitor] Report: Channel_2 Monitor Collected 0 Packets
UVM_INFO ../../yapp/sv/yapp_tx_driver.sv(67) @ 3200: uvm_test_top.tb.env.tx_agent.driver [yapp_tx_driver] Report: YAPP TX driver sent 0 packets
UVM_INFO ../../yapp/sv/yapp_tx_monitor.sv(59) @ 3200: uvm_test_top.tb.env.tx_agent.monitor [yapp_tx_monitor] Report: YAPP Monitor Collected 0 Packets
UVM_INFO ../../hbus/sv/hbus_monitor.sv(132) @ 3200: uvm_test_top.tb.hbus.monitor [hbus_monitor] Report: HBUS Monitor Collected 0 WRITE and 8 READ Transactions

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   86
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[HBUS_IF]    19
[NOCOV]     3
[RNTST]     1
[STARTING_SEQ]     1
[TEST_DONE]     1
[UVMTOP]     1
[channel_rx_driver]     6
[channel_rx_monitor]     9
[clk10_rst5_seq]     1
[clock_and_reset_sequence]     1
[hbus_master_driver]    10
[hbus_monitor]    20
[uvm_reg_hw_reset_seq]     9
[yapp_tx_driver]     2
[yapp_tx_monitor]     2
Simulation complete via $finish(1) at time 320 NS + 52
/tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	19.09-s010: Exiting on May 17, 2022 at 14:08:53 IDT  (total: 00:00:02)
