git clone --depth 1 --no-tags https://github.com/djacuinde/Custom-CPU-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367967466
git clone --depth 1 --no-tags https://github.com/juliosaracol/migortho.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368197657
git clone --depth 1 --no-tags https://github.com/shaliniros/Tomasulo-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367615531
git clone --depth 1 --no-tags https://github.com/Rishabh-Baranwal45/Rishabh-Baranwal45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367964678
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369992890
git clone --depth 1 --no-tags https://github.com/TimTam725/Music_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369752236
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-trace-msg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368890702
git clone --depth 1 --no-tags https://github.com/willy5986/proyecto-digitales-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370515979
git clone --depth 1 --no-tags https://github.com/PiChampion/VerilogCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370445948
git clone --depth 1 --no-tags https://github.com/erikarn/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370868001
git clone --depth 1 --no-tags https://github.com/sjidea/EE303A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371577908
git clone --depth 1 --no-tags https://github.com/Haoyu1004/simpleriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371292483
git clone --depth 1 --no-tags https://github.com/brianworts/VerilogCacheImplementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371462293
git clone --depth 1 --no-tags https://github.com/hsndmr15/RISCV_FBU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371514118
git clone --depth 1 --no-tags https://github.com/nikaw525/data_sniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371112788
git clone --depth 1 --no-tags https://github.com/pratyush48/Project_Edge_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371701535
git clone --depth 1 --no-tags https://github.com/timeo-schmidt/Mars-Rover-Vision-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371652361
git clone --depth 1 --no-tags https://github.com/nambhine1/Sequence-Detecter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371906840
git clone --depth 1 --no-tags https://github.com/sjkelly/verilog-cosine-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365082736
git clone --depth 1 --no-tags https://github.com/Dev4085/Single-Cycle-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365986860
git clone --depth 1 --no-tags https://github.com/tharaka-w/Verilog-HDL-to-Traffic-Light-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366431410
git clone --depth 1 --no-tags https://github.com/ANNAmiuz/MIPS_5-Stage_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366560917
git clone --depth 1 --no-tags https://github.com/alieken/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369131200
git clone --depth 1 --no-tags https://github.com/Alexies-he/My_Digitalworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369532001
git clone --depth 1 --no-tags https://github.com/nkaranam178/General-Purpose-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369408339
git clone --depth 1 --no-tags https://github.com/Firestarter97/datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368667885
git clone --depth 1 --no-tags https://github.com/Sam-0403/CA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369224915
git clone --depth 1 --no-tags https://github.com/PanAMD/SSPA_D12_E5_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369244626
git clone --depth 1 --no-tags https://github.com/AndreeaTrailescu/OcProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369799174
git clone --depth 1 --no-tags https://github.com/eb-thatsme/Adv-Processors_SingleCycleProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369676086
git clone --depth 1 --no-tags https://github.com/archit16/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369669243
git clone --depth 1 --no-tags https://github.com/kuantuna/CS240-project-cpu-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369868815
git clone --depth 1 --no-tags https://github.com/TimTam725/SCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369757046
git clone --depth 1 --no-tags https://github.com/stefancocioran/CN1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368183339
git clone --depth 1 --no-tags https://github.com/gurusha01/EE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368454107
git clone --depth 1 --no-tags https://github.com/Pragyajhala/Control-unit-design-for-mini-MIPS-using-verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370678703
git clone --depth 1 --no-tags https://github.com/natefrisch01/ece583_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366503802
git clone --depth 1 --no-tags https://github.com/Nadeem0410khan/Traffic-signal-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366593407
git clone --depth 1 --no-tags https://github.com/ttpaik/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366321845
git clone --depth 1 --no-tags https://github.com/windowsair/Archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364131823
git clone --depth 1 --no-tags https://github.com/huktonfonix/LWC_PE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364094479
git clone --depth 1 --no-tags https://github.com/spirit-of-belong/learninggit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366986173
git clone --depth 1 --no-tags https://github.com/Patavix/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366735766
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/LEGv8_pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365372585
git clone --depth 1 --no-tags https://github.com/Louis-Feng/CZ3001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365448300
git clone --depth 1 --no-tags https://github.com/dishant2801/128bit-AES-encryption-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365962192
git clone --depth 1 --no-tags https://github.com/s3722763/ATmega32AEmulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366281170
git clone --depth 1 --no-tags https://github.com/chenguokai/verelation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366453549
git clone --depth 1 --no-tags https://github.com/RajBasnet/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366578062
git clone --depth 1 --no-tags https://github.com/sidowic/CS203-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367288181
git clone --depth 1 --no-tags https://github.com/venkatkumar1810/RISC_V_Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364835353
git clone --depth 1 --no-tags https://github.com/searsm8/verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365011749
git clone --depth 1 --no-tags https://github.com/WangXiaoEric/solvercnf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365133891
git clone --depth 1 --no-tags https://github.com/ShreyMaru/crypto-fgpa-Team3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371238479
git clone --depth 1 --no-tags https://github.com/akyola/AE-01_RISC-V_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372805218
git clone --depth 1 --no-tags https://github.com/gjrb0324/2021_Spring_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373302177
git clone --depth 1 --no-tags https://github.com/amar-singh-wisesciencewise/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367799821
git clone --depth 1 --no-tags https://github.com/shubhi704/RAM-Based-001-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370242571
git clone --depth 1 --no-tags https://github.com/dungnguyenvan2494/AES_verilog_128_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369705295
git clone --depth 1 --no-tags https://github.com/avinashsaroj/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372266731
git clone --depth 1 --no-tags https://github.com/amitle2/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372292853
git clone --depth 1 --no-tags https://github.com/Robert-e1/Booth_Multiplier_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372299610
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV3_Playstation_2_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372093239
git clone --depth 1 --no-tags https://github.com/y38y38/pixel_8x8_process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371883047
git clone --depth 1 --no-tags https://github.com/thanhnguyen210299/CSULB-CECS-225-_-DIGITAL-LOGIC-AND-ASSEMBLY-PROGRAMMING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372105242
git clone --depth 1 --no-tags https://github.com/samlam723/csla_64bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374100142
git clone --depth 1 --no-tags https://github.com/ANWESH009/TIBURON_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374258440
git clone --depth 1 --no-tags https://github.com/sjidea/EE312.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371565629
git clone --depth 1 --no-tags https://github.com/Advait13/vsdflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371439377
git clone --depth 1 --no-tags https://github.com/Feng-Yan-528/Construction-of-countdown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364982684
git clone --depth 1 --no-tags https://github.com/ammrat13/fpga-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365591910
git clone --depth 1 --no-tags https://github.com/jelly99709/DE5a-Riffa-Setup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365447826
git clone --depth 1 --no-tags https://github.com/lhn3149/Sequential-and-pipeline-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364783349
git clone --depth 1 --no-tags https://github.com/gk2000/SHA256-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366559558
git clone --depth 1 --no-tags https://github.com/vbrange/verilog_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366575094
git clone --depth 1 --no-tags https://github.com/ducall/sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366586949
git clone --depth 1 --no-tags https://github.com/kmallari/Hardware-Description-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366587131
git clone --depth 1 --no-tags https://github.com/kavalcio/fpga-maze-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366033265
git clone --depth 1 --no-tags https://github.com/flanxice/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366097828
git clone --depth 1 --no-tags https://github.com/CadenZheng/whac-a-mole-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366131611
git clone --depth 1 --no-tags https://github.com/abhi0291/32-bit-MIPS-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365159933
git clone --depth 1 --no-tags https://github.com/bushra-rafia/Design-and-Testing-of-VLSI-DSCH-Mircrowind-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364670601
git clone --depth 1 --no-tags https://github.com/petraratkai/ISA_MIPS_coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368533198
git clone --depth 1 --no-tags https://github.com/azzarello/coen122finalproject.srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368698333
git clone --depth 1 --no-tags https://github.com/johnli25/FPGA-Tank-Wars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368567323
git clone --depth 1 --no-tags https://github.com/ManuelGR-22/Proyecto_Arquitectura_de_computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367400532
git clone --depth 1 --no-tags https://github.com/Gualix/proyecto_digitales_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370114691
git clone --depth 1 --no-tags https://github.com/mohamed-naeim/Hight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369831430
git clone --depth 1 --no-tags https://github.com/Khaiduy/PCB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370936650
git clone --depth 1 --no-tags https://github.com/priyansh-j97/Learning-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371178270
git clone --depth 1 --no-tags https://github.com/Saverio976/translator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372584614
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/SHA_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372789527
git clone --depth 1 --no-tags https://github.com/EternalEdward/prcatise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370741762
git clone --depth 1 --no-tags https://github.com/dairin007/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370071151
git clone --depth 1 --no-tags https://github.com/spdy1895/clock_multiplexed_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368816363
git clone --depth 1 --no-tags https://github.com/sketsbook1/C.S.CHEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368877145
git clone --depth 1 --no-tags https://github.com/hana0412/demo2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369086454
git clone --depth 1 --no-tags https://github.com/zd819/Mars-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369181902
