{"Source Block": ["hdl/library/common/ad_mux.v@115:123@HdlStmAssign", "    end\n  end\n\nendgenerate\n\nassign data_out = mux_in[NUM_STAGES*DW+:CH_W];\n\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[120, "assign data_out = mux_in[NUM_STAGES*DW+:CH_W];\n"]], "Add": [[120, "  assign data_out = mux_in[NUM_STAGES*DW+:CH_W];\n"]]}}