

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Fri Nov 22 00:26:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.015 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        1|  4296474601|  12.000 ns|  51.558 sec|    1|  4296474601|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |        2|    65557|  24.000 ns|  0.787 ms|    2|  65557|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        0|  4296474600|  5 ~ 65560|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    407|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       13|   13|   3747|   4708|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    198|    -|
|Register         |        -|    -|    495|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       13|   13|   4242|   5313|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        8|   10|      6|     16|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       13|  13|  3747|  4708|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  3747|  4708|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_705_p2                                |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_735_p2                                |         +|   0|  0|  21|          14|           4|
    |add_i_fu_757_p2                                 |         +|   0|  0|  21|          14|           3|
    |add_ln1404_fu_799_p2                            |         +|   0|  0|  24|          17|           2|
    |add_ln1488_fu_1039_p2                           |         +|   0|  0|  15|           8|           8|
    |add_ln518_fu_999_p2                             |         +|   0|  0|  23|          16|           1|
    |add_ln705_fu_1089_p2                            |         +|   0|  0|  15|           8|           8|
    |barWidthMinSamples_fu_721_p2                    |         +|   0|  0|  17|          10|           2|
    |sub40_i_fu_793_p2                               |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_787_p2                             |         +|   0|  0|  18|          11|           2|
    |cmp126_i_fu_811_p2                              |      icmp|   0|  0|  11|           8|           1|
    |cmp12_i_fu_1005_p2                              |      icmp|   0|  0|  13|          16|           1|
    |cmp141_i_fu_817_p2                              |      icmp|   0|  0|  11|           8|           1|
    |cmp2_i321_fu_629_p2                             |      icmp|   0|  0|  11|           8|           1|
    |cmp59_i_fu_805_p2                               |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_751_p2                                  |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1217_fu_915_p2                           |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1404_1_fu_1033_p2                        |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_1022_p2                          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1592_1_fu_1051_p2                        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1592_2_fu_1064_p2                        |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1592_fu_1045_p2                          |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln518_fu_994_p2                            |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |or_ln1592_1_fu_1070_p2                          |        or|   0|  0|   2|           1|           1|
    |or_ln1592_2_fu_1077_p2                          |        or|   0|  0|   2|           1|           1|
    |or_ln1592_fu_1057_p2                            |        or|   0|  0|   2|           1|           1|
    |conv2_i_i10_i326_fu_635_p3                      |    select|   0|  0|   7|           1|           2|
    |conv2_i_i10_i331_fu_649_p3                      |    select|   0|  0|   8|           1|           1|
    |conv2_i_i10_i349_cast_cast_cast_cast_fu_665_p3  |    select|   0|  0|   3|           1|           1|
    |conv2_i_i_i333_cast_cast_fu_657_p3              |    select|   0|  0|   5|           1|           1|
    |conv2_i_i_i351_fu_673_p3                        |    select|   0|  0|   7|           1|           2|
    |pix_val_V_5_fu_689_p3                           |    select|   0|  0|   9|           1|           2|
    |pix_val_V_fu_681_p3                             |    select|   0|  0|   9|           1|           1|
    |select_ln214_fu_899_p3                          |    select|   0|  0|   9|           1|           8|
    |not_cmp2_i321_fu_643_p2                         |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0| 407|         260|         106|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |bckgndYUV_write              |   9|          2|    1|          2|
    |hBarSel_3_loc_0_fu_284       |   9|          2|    8|         16|
    |hBarSel_4_loc_0_fu_312       |   9|          2|    8|         16|
    |hBarSel_5_loc_0_fu_268       |   9|          2|    8|         16|
    |hBarSel_loc_0_fu_300         |   9|          2|    8|         16|
    |hdata_flag_0_reg_418         |   9|          2|    1|          2|
    |hdata_loc_0_fu_292           |   9|          2|   16|         32|
    |rampVal_2_flag_0_reg_430     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_276       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_406     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_320       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_316         |   9|          2|   16|         32|
    |real_start                   |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_288       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_272       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_304         |   9|          2|    8|         16|
    |y_fu_264                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_308  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 198|         43|  159|        321|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1404_reg_1377                                              |  17|   0|   17|          0|
    |add_ln1488_reg_1441                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1351                                      |  10|   0|   10|          0|
    |barWidth_reg_1361                                                |  11|   0|   11|          0|
    |cmp126_i_reg_1387                                                |   1|   0|    1|          0|
    |cmp12_i_reg_1426                                                 |   1|   0|    1|          0|
    |cmp141_i_reg_1392                                                |   1|   0|    1|          0|
    |cmp2_i321_reg_1306                                               |   1|   0|    1|          0|
    |cmp59_i_reg_1382                                                 |   1|   0|    1|          0|
    |conv2_i_i10_i326_reg_1311                                        |   5|   0|    8|          3|
    |conv2_i_i10_i331_reg_1321                                        |   4|   0|    8|          4|
    |conv2_i_i10_i349_cast_cast_cast_cast_reg_1331                    |   2|   0|    3|          1|
    |conv2_i_i_i333_cast_cast_reg_1326                                |   3|   0|    5|          2|
    |conv2_i_i_i351_reg_1336                                          |   3|   0|    8|          5|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel                                                          |   3|   0|    3|          0|
    |hBarSel_1                                                        |   3|   0|    3|          0|
    |hBarSel_2                                                        |   8|   0|    8|          0|
    |hBarSel_3                                                        |   3|   0|    3|          0|
    |hBarSel_3_loc_0_fu_284                                           |   8|   0|    8|          0|
    |hBarSel_4_loc_0_fu_312                                           |   8|   0|    8|          0|
    |hBarSel_5_loc_0_fu_268                                           |   8|   0|    8|          0|
    |hBarSel_loc_0_fu_300                                             |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_418                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_292                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_296                                               |  16|   0|   16|          0|
    |icmp_ln1217_reg_1413                                             |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_1436                                           |   1|   0|    1|          0|
    |icmp_ln1404_reg_1431                                             |   1|   0|    1|          0|
    |icmp_reg_1356                                                    |   1|   0|    1|          0|
    |not_cmp2_i321_reg_1316                                           |   1|   0|    1|          0|
    |or_ln1592_1_reg_1451                                             |   1|   0|    1|          0|
    |or_ln1592_2_reg_1456                                             |   1|   0|    1|          0|
    |or_ln1592_reg_1446                                               |   1|   0|    1|          0|
    |p_0_0_0_0_0554_lcssa561_fu_252                                   |   8|   0|    8|          0|
    |p_0_1_0_0_0556_lcssa564_fu_256                                   |   8|   0|    8|          0|
    |p_0_2_0_0_0558_lcssa567_fu_260                                   |   8|   0|    8|          0|
    |pix_val_V_5_reg_1346                                             |   7|   0|    8|          1|
    |pix_val_V_reg_1341                                               |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1397                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_430                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_276                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_280                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_406                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_320                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_324                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_316                                             |  16|   0|   16|          0|
    |select_ln214_reg_1403                                            |   8|   0|    8|          0|
    |shl_ln_reg_1408                                                  |   8|   0|   16|          8|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |sub40_i_reg_1372                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1367                                               |  11|   0|   11|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_288                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_272                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_304                                             |   8|   0|    8|          0|
    |y_3_reg_1418                                                     |  16|   0|   16|          0|
    |y_fu_264                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_308                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 495|   0|  526|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|height                    |   in|   16|   ap_stable|              height|       pointer|
|width                     |   in|   16|   ap_stable|               width|       pointer|
|bckgndId                  |   in|    8|   ap_stable|            bckgndId|       pointer|
|ZplateHorContStart        |   in|   16|   ap_stable|  ZplateHorContStart|       pointer|
|ZplateHorContDelta        |   in|   16|   ap_stable|  ZplateHorContDelta|       pointer|
|ZplateVerContStart        |   in|   16|   ap_stable|  ZplateVerContStart|       pointer|
|ZplateVerContDelta        |   in|   16|   ap_stable|  ZplateVerContDelta|       pointer|
|dpDynamicRange            |   in|    8|   ap_stable|      dpDynamicRange|       pointer|
|dpYUVCoef                 |   in|    8|   ap_stable|           dpYUVCoef|       pointer|
|motionSpeed               |   in|    8|   ap_stable|         motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|         colorFormat|       pointer|
|bckgndYUV_din             |  out|   24|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_num_data_valid  |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_fifo_cap        |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_full_n          |   in|    1|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_write           |  out|    1|     ap_fifo|           bckgndYUV|       pointer|
|s                         |   in|   32|     ap_none|                   s|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

