<stg><name>array_copy_Pipeline_VITIS_LOOP_54_3</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %p_cast_cast_cast = sext i62 %p_cast_cast_read

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc24:0 %indvars_iv_load = load i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24:4 %exitcond1 = icmp_eq  i5 %indvars_iv_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24:6 %indvars_iv_next = add i5 %indvars_iv_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc24:7 %br_ln0 = br i1 %exitcond1, void %for.inc24.split, void %for.end26.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
for.inc24.split:0 %indvars_iv_cast = zext i5 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="indvars_iv_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:2 %ys_u5_27fixp_addr = getelementptr i28 %ys_u5_27fixp, i64 0, i64 %indvars_iv_cast

]]></Node>
<StgValue><ssdm name="ys_u5_27fixp_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="4">
<![CDATA[
for.inc24.split:3 %ys_u5_27fixp_load = load i4 %ys_u5_27fixp_addr

]]></Node>
<StgValue><ssdm name="ys_u5_27fixp_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.split:9 %store_ln0 = store i5 %indvars_iv_next, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="4">
<![CDATA[
for.inc24.split:3 %ys_u5_27fixp_load = load i4 %ys_u5_27fixp_addr

]]></Node>
<StgValue><ssdm name="ys_u5_27fixp_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="28">
<![CDATA[
for.inc24.split:4 %tmp_16 = zext i28 %ys_u5_27fixp_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc24.split:5 %tmp_1 = uitofp i32 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc24.split:5 %tmp_1 = uitofp i32 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="27" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.split:6 %tmp_2 = fmul i32 %tmp_1, i32 7.45058e-09

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc24:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:2 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc24:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc24:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.split:6 %tmp_2 = fmul i32 %tmp_1, i32 7.45058e-09

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.end26.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc24.split:7 %empty_16 = bitcast i32 %tmp_2

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc24.split:8 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %empty_16, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.split:10 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="60" name="p_cast_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast_cast"/></StgValue>
</port>
<port id="61" name="ys_u5_27fixp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ys_u5_27fixp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="indvars_iv" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i62" to="p_cast_cast_read" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="p_cast_cast" to="p_cast_cast_read" fromId="60" toId="10">
</dataflow>
<dataflow id="67" from="p_cast_cast_read" to="p_cast_cast_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="gmem" to="specinterface_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="72" from="empty" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="empty_1" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="empty_2" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="store_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="indvars_iv" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="98" from="indvars_iv" to="indvars_iv_load" fromId="9" toId="15">
</dataflow>
<dataflow id="99" from="indvars_iv_load" to="exitcond1" fromId="15" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="exitcond1" fromId="100" toId="16">
</dataflow>
<dataflow id="102" from="indvars_iv_load" to="indvars_iv_next" fromId="15" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="indvars_iv_next" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="exitcond1" to="br_ln0" fromId="16" toId="18">
</dataflow>
<dataflow id="106" from="indvars_iv_load" to="indvars_iv_cast" fromId="15" toId="19">
</dataflow>
<dataflow id="107" from="ys_u5_27fixp" to="ys_u5_27fixp_addr" fromId="61" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_108" to="ys_u5_27fixp_addr" fromId="108" toId="20">
</dataflow>
<dataflow id="110" from="indvars_iv_cast" to="ys_u5_27fixp_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="ys_u5_27fixp_addr" to="ys_u5_27fixp_load" fromId="20" toId="21">
</dataflow>
<dataflow id="112" from="indvars_iv_next" to="store_ln0" fromId="17" toId="22">
</dataflow>
<dataflow id="113" from="indvars_iv" to="store_ln0" fromId="9" toId="22">
</dataflow>
<dataflow id="114" from="ys_u5_27fixp_addr" to="ys_u5_27fixp_load" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="ys_u5_27fixp_load" to="tmp_16" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="tmp_16" to="tmp_1" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="tmp_16" to="tmp_1" fromId="24" toId="26">
</dataflow>
<dataflow id="118" from="tmp_1" to="tmp_2" fromId="26" toId="27">
</dataflow>
<dataflow id="120" from="StgValue_119" to="tmp_2" fromId="119" toId="27">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="121" toId="28">
</dataflow>
<dataflow id="123" from="gmem" to="specbitsmap_ln0" fromId="59" toId="28">
</dataflow>
<dataflow id="124" from="gmem" to="gmem_addr" fromId="59" toId="29">
</dataflow>
<dataflow id="125" from="p_cast_cast_cast" to="gmem_addr" fromId="11" toId="29">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="126" toId="30">
</dataflow>
<dataflow id="128" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="30">
</dataflow>
<dataflow id="129" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="30">
</dataflow>
<dataflow id="133" from="p_str" to="specpipeline_ln0" fromId="132" toId="30">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="134" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty" fromId="136" toId="31">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty" fromId="136" toId="31">
</dataflow>
<dataflow id="139" from="StgValue_136" to="empty" fromId="136" toId="31">
</dataflow>
<dataflow id="140" from="tmp_1" to="tmp_2" fromId="26" toId="32">
</dataflow>
<dataflow id="141" from="StgValue_119" to="tmp_2" fromId="119" toId="32">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="142" toId="33">
</dataflow>
<dataflow id="145" from="empty_9" to="specloopname_ln0" fromId="144" toId="33">
</dataflow>
<dataflow id="146" from="tmp_2" to="empty_16" fromId="32" toId="34">
</dataflow>
<dataflow id="148" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln0" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="gmem_addr" to="write_ln0" fromId="29" toId="35">
</dataflow>
<dataflow id="150" from="empty_16" to="write_ln0" fromId="34" toId="35">
</dataflow>
<dataflow id="152" from="StgValue_151" to="write_ln0" fromId="151" toId="35">
</dataflow>
<dataflow id="153" from="exitcond1" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="154" from="exitcond1" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="155" from="exitcond1" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="156" from="exitcond1" to="StgValue_5" fromId="16" toId="5">
</dataflow>
<dataflow id="157" from="exitcond1" to="StgValue_6" fromId="16" toId="6">
</dataflow>
</dataflows>


</stg>
