#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 16 18:03:03 2018
# Process ID: 6582
# Current directory: /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top.vdi
# Journal file: /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/.Xil/Vivado-6582-excession.phy.bris.ac.uk/temac_gbe_v9_0_rgmii/temac_gbe_v9_0_rgmii.dcp' for cell 'infra/eth/emac0'
INFO: [Project 1-454] Reading design checkpoint '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/.Xil/Vivado-6582-excession.phy.bris.ac.uk/mac_fifo_axi4/mac_fifo_axi4.dcp' for cell 'infra/eth/fifo'
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4.xdc] for cell 'infra/eth/fifo/U0'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4.xdc] for cell 'infra/eth/fifo/U0'
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_board.xdc] for cell 'infra/eth/emac0/inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_board.xdc] for cell 'infra/eth/emac0/inst'
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc] for cell 'infra/eth/emac0/inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc] for cell 'infra/eth/emac0/inst'
Sourcing Tcl File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl]
Finished Sourcing Tcl File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl]
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'i2c_scl_b'. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl_b'. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda_b'. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda_b'. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/I2C_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/.Xil/Vivado-6582-excession.phy.bris.ac.uk/mac_fifo_axi4/mac_fifo_axi4.dcp'
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc] for cell 'infra/eth/fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc:59]
INFO: [Timing 38-2] Deriving generated clocks [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc:59]
all_fanout: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2224.055 ; gain = 555.461 ; free physical = 12066 ; free virtual = 34735
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc] for cell 'infra/eth/fifo/U0'
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc] for cell 'infra/eth/emac0/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:54]
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc] for cell 'infra/eth/emac0/inst'
Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/software/CAD/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

17 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2226.055 ; gain = 896.387 ; free physical = 12112 ; free virtual = 34774
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2304.094 ; gain = 78.039 ; free physical = 12106 ; free virtual = 34768
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1928d8496

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12109 ; free virtual = 34770
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 20a573442

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12109 ; free virtual = 34770
INFO: [Opt 31-389] Phase Constant propagation created 146 cells and removed 432 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22ab20e25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12108 ; free virtual = 34770
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 219 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22ab20e25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12108 ; free virtual = 34770
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22ab20e25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12108 ; free virtual = 34770
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12108 ; free virtual = 34770
Ending Logic Optimization Task | Checksum: 1ceaf1653

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2304.094 ; gain = 0.000 ; free physical = 12108 ; free virtual = 34770

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.502 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: c83aeb43

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12082 ; free virtual = 34744
Ending Power Optimization Task | Checksum: c83aeb43

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.754 ; gain = 403.660 ; free physical = 12090 ; free virtual = 34752

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 1b7951e18

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12093 ; free virtual = 34754
INFO: [Opt 31-389] Phase Remap created 16 cells and removed 48 cells
Ending Logic Optimization Task | Checksum: 1b7951e18

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12093 ; free virtual = 34755
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.754 ; gain = 481.699 ; free physical = 12092 ; free virtual = 34754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12090 ; free virtual = 34754
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12082 ; free virtual = 34745
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e02c758f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12082 ; free virtual = 34745
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12085 ; free virtual = 34748

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 123d6398f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12078 ; free virtual = 34742

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bb1b37d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12064 ; free virtual = 34727

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bb1b37d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12064 ; free virtual = 34727
Phase 1 Placer Initialization | Checksum: bb1b37d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12064 ; free virtual = 34727

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: dc74ea58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12046 ; free virtual = 34709

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dc74ea58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12046 ; free virtual = 34709

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a63e9ba5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12045 ; free virtual = 34709

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f8a1c731

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12045 ; free virtual = 34709

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18c77912d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12045 ; free virtual = 34709

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18c77912d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12045 ; free virtual = 34709

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18c77912d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12045 ; free virtual = 34709

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1e50ec574

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12043 ; free virtual = 34706

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15bb7892b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12043 ; free virtual = 34706

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15bb7892b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12043 ; free virtual = 34706

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15bb7892b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12044 ; free virtual = 34707
Phase 3 Detail Placement | Checksum: 15bb7892b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12044 ; free virtual = 34707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d6a0e5e3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d6a0e5e3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.610. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 117913888

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705
Phase 4.1 Post Commit Optimization | Checksum: 117913888

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 117913888

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 117913888

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18e97bddd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e97bddd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12042 ; free virtual = 34705
Ending Placer Task | Checksum: 14b2802b3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12053 ; free virtual = 34716
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12052 ; free virtual = 34716
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12045 ; free virtual = 34715
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12041 ; free virtual = 34706
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12049 ; free virtual = 34714
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 12049 ; free virtual = 34714
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c1947b46 ConstDB: 0 ShapeSum: 8993876d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 56b55924

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11936 ; free virtual = 34602
Post Restoration Checksum: NetGraph: 258c6ac2 NumContArr: 3128ee62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 56b55924

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11936 ; free virtual = 34602

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 56b55924

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11906 ; free virtual = 34572

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 56b55924

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11906 ; free virtual = 34572
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14ab46aaa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11895 ; free virtual = 34560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=-0.440 | THS=-97.051|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1573a0865

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 177aa821c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559
Phase 2 Router Initialization | Checksum: 19d00a0e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14bb6ba12

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11896 ; free virtual = 34561

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20534e614

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b5948667

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559
Phase 4 Rip-up And Reroute | Checksum: 1b5948667

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b5948667

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5948667

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559
Phase 5 Delay and Skew Optimization | Checksum: 1b5948667

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11894 ; free virtual = 34559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 148036502

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11893 ; free virtual = 34558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.525  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7e979cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11893 ; free virtual = 34558
Phase 6 Post Hold Fix | Checksum: 1b7e979cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11893 ; free virtual = 34558

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.43124 %
  Global Horizontal Routing Utilization  = 1.71421 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13790ad98

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11893 ; free virtual = 34558

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13790ad98

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11892 ; free virtual = 34558

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 876547d4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11893 ; free virtual = 34558

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.525  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 876547d4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11893 ; free virtual = 34559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11925 ; free virtual = 34590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11925 ; free virtual = 34590
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2707.754 ; gain = 0.000 ; free physical = 11914 ; free virtual = 34588
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 18:04:58 2018...
