{"path":"Revision/media/TSRevision/Zeal/Round 0/COA/media/Pasted image 20231009235658.png","text":"Suppose we have a cache system with the following properties. ¢ L1hitsin 1 cycle and has a local miss rate 25% L2 hits in 10 cycles and has a local miss rate 40% « L3 hits in 50 cycles and has a global miss rate 6% * Main memory hits in 100 cycles (always hits) The average memory access time (AMAT) of the system in cycles is","libVersion":"0.2.3","langs":"eng"}