INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Link_list/TCS_success/TCS_Success.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Link_list/TCS_success/TCS_Success.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
