{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567190110164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567190110173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 13:35:10 2019 " "Processing started: Fri Aug 30 13:35:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567190110173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567190110173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567190110173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567190111273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567190111273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 10 10 " "Found 10 design units, including 10 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "2 part4 " "Found entity 2: part4" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode2to7 " "Found entity 3: decode2to7" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_1 " "Found entity 4: mux_1" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4to2 " "Found entity 5: mux4to2" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "6 for_hex1 " "Found entity 6: for_hex1" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "7 for_hex2 " "Found entity 7: for_hex2" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "8 for_hex3 " "Found entity 8: for_hex3" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "9 for_hex4 " "Found entity 9: for_hex4" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""} { "Info" "ISGN_ENTITY_NAME" "10 for_hex5 " "Found entity 10: for_hex5" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567190123129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567190123129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d part6.v(20) " "Verilog HDL Implicit Net warning at part6.v(20): created implicit net for \"d\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e part6.v(21) " "Verilog HDL Implicit Net warning at part6.v(21): created implicit net for \"e\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "one part6.v(22) " "Verilog HDL Implicit Net warning at part6.v(22): created implicit net for \"one\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero part6.v(23) " "Verilog HDL Implicit Net warning at part6.v(23): created implicit net for \"zero\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b part6.v(24) " "Verilog HDL Implicit Net warning at part6.v(24): created implicit net for \"b\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123135 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(39) " "Verilog HDL Instantiation warning at part6.v(39): instance has no name" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1567190123137 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(40) " "Verilog HDL Instantiation warning at part6.v(40): instance has no name" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1567190123137 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(41) " "Verilog HDL Instantiation warning at part6.v(41): instance has no name" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1567190123138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(42) " "Verilog HDL Instantiation warning at part6.v(42): instance has no name" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1567190123138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(43) " "Verilog HDL Instantiation warning at part6.v(43): instance has no name" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1567190123138 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567190123225 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567190123225 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567190123225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567190123237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d part6.v(20) " "Verilog HDL or VHDL warning at part6.v(20): object \"d\" assigned a value but never read" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567190123245 "|part6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e part6.v(21) " "Verilog HDL or VHDL warning at part6.v(21): object \"e\" assigned a value but never read" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567190123245 "|part6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one part6.v(22) " "Verilog HDL or VHDL warning at part6.v(22): object \"one\" assigned a value but never read" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567190123245 "|part6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero part6.v(23) " "Verilog HDL or VHDL warning at part6.v(23): object \"zero\" assigned a value but never read" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567190123245 "|part6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b part6.v(24) " "Verilog HDL or VHDL warning at part6.v(24): object \"b\" assigned a value but never read" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567190123245 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 part6.v(20) " "Verilog HDL assignment warning at part6.v(20): truncated value with size 7 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123247 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 part6.v(21) " "Verilog HDL assignment warning at part6.v(21): truncated value with size 7 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123248 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 part6.v(22) " "Verilog HDL assignment warning at part6.v(22): truncated value with size 7 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123248 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 part6.v(23) " "Verilog HDL assignment warning at part6.v(23): truncated value with size 7 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123248 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 part6.v(24) " "Verilog HDL assignment warning at part6.v(24): truncated value with size 7 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123248 "|part6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..0\] part6.v(4) " "Output port \"LEDR\[6..0\]\" at part6.v(4) has no driver" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1567190123250 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 mux_1:mux1 " "Elaborating entity \"mux_1\" for hierarchy \"mux_1:mux1\"" {  } { { "part6.v" "mux1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "off1 part6.v(151) " "Verilog HDL or VHDL warning at part6.v(151): object \"off1\" assigned a value but never read" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567190123293 "|part6|mux_1:mux1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 part6.v(152) " "Verilog HDL assignment warning at part6.v(152): truncated value with size 3 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123293 "|part6|mux_1:mux1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 part6.v(153) " "Verilog HDL assignment warning at part6.v(153): truncated value with size 3 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123294 "|part6|mux_1:mux1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 part6.v(154) " "Verilog HDL assignment warning at part6.v(154): truncated value with size 3 to match size of target (1)" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567190123294 "|part6|mux_1:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to2 mux_1:mux1\|mux4to2:mtop0 " "Elaborating entity \"mux4to2\" for hierarchy \"mux_1:mux1\|mux4to2:mtop0\"" {  } { { "part6.v" "mtop0" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part4 part4:decoder1 " "Elaborating entity \"part4\" for hierarchy \"part4:decoder1\"" {  } { { "part6.v" "decoder1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2to7 part4:decoder1\|decode2to7:dtop0 " "Elaborating entity \"decode2to7\" for hierarchy \"part4:decoder1\|decode2to7:dtop0\"" {  } { { "part6.v" "dtop0" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123329 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m\[7\] 0 part6.v(128) " "Net \"m\[7\]\" at part6.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1567190123330 "|part6|part4:decoder1|decode2to7:dtop0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_hex1 for_hex1:comb_23 " "Elaborating entity \"for_hex1\" for hierarchy \"for_hex1:comb_23\"" {  } { { "part6.v" "comb_23" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_hex2 for_hex2:comb_24 " "Elaborating entity \"for_hex2\" for hierarchy \"for_hex2:comb_24\"" {  } { { "part6.v" "comb_24" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_hex3 for_hex3:comb_25 " "Elaborating entity \"for_hex3\" for hierarchy \"for_hex3:comb_25\"" {  } { { "part6.v" "comb_25" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_hex4 for_hex4:comb_26 " "Elaborating entity \"for_hex4\" for hierarchy \"for_hex4:comb_26\"" {  } { { "part6.v" "comb_26" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_hex5 for_hex5:comb_27 " "Elaborating entity \"for_hex5\" for hierarchy \"for_hex5:comb_27\"" {  } { { "part6.v" "comb_27" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190123382 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567190123970 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567190123970 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1567190123970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1567190123994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567190124026 "|part6|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567190124026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567190124115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567190124906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567190124906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6_new/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567190125019 "|part6|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567190125019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567190125022 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567190125022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567190125022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567190125022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567190125029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 13:35:25 2019 " "Processing ended: Fri Aug 30 13:35:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567190125029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567190125029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567190125029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567190125029 ""}
