module wideexpr_00454(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~((ctrl[5]?5'sb11010:6'sb101001));
  assign y1 = $signed(((($signed(s6))^($signed(4'b1011)))>>>(-((s7)^~(4'sb1100))))^((2'sb11)|(s2)));
  assign y2 = $signed({$signed(((ctrl[3]?$signed(s2):(ctrl[7]?s2:s0)))==((-(s1))|((s2)<<<(s6)))),((-((s7)<(s2)))&(((ctrl[2]?s7:s1))+((5'sb10001)>>(s7))))==($signed(2'b11)),($signed((ctrl[1]?(ctrl[5]?s7:s5):(s6)^(s1))))+($signed((ctrl[5]?s3:u5)))});
  assign y3 = ((s4)^(s1))&($signed(s2));
  assign y4 = ($signed((ctrl[2]?(ctrl[3]?(+(s6))>>($signed(s4)):+(u3)):s6)))&($unsigned({3{4'sb0110}}));
  assign y5 = $signed((2'b01)>>(4'b0101));
  assign y6 = s7;
  assign y7 = &(s2);
endmodule
