# Data Cache and Controller
The project shows the design and implementation of a direct-mapped write-through cache and controller in verilog for a single-cycle processor system,
interfacing with an n-cycle latency main memory.

## Specifications

## Architecture
<img width="779" alt="Image" src="https://github.com/user-attachments/assets/6465912d-cb4f-4dd0-8515-33e92b48f211" />

## Simulation
<img width="1201" alt="Image" src="https://github.com/user-attachments/assets/479b8a48-0c46-4955-bdb3-858ee62eb660" />


## Next Steps
