{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 11:18:44 2009 " "Info: Processing started: Wed Apr 01 11:18:44 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off des -c des --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off des -c des --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "des_clk " "Info: Assuming node \"des_clk\" is an undefined clock" {  } { { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "des_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "des_clk register key_sel:uk\|K_r1\[1\] register key_sel:uk\|K_r2\[1\] 264.41 MHz 3.782 ns Internal " "Info: Clock \"des_clk\" has Internal fmax of 264.41 MHz between source register \"key_sel:uk\|K_r1\[1\]\" and destination register \"key_sel:uk\|K_r2\[1\]\" (period= 3.782 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.598 ns + Longest register register " "Info: + Longest register to register delay is 3.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_sel:uk\|K_r1\[1\] 1 REG LCFF_X10_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 3; REG Node = 'key_sel:uk\|K_r1\[1\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_sel:uk|K_r1[1] } "NODE_NAME" } } { "key_sel.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/key_sel.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.289 ns) + CELL(0.309 ns) 3.598 ns key_sel:uk\|K_r2\[1\] 2 REG LCFF_X10_Y10_N21 3 " "Info: 2: + IC(3.289 ns) + CELL(0.309 ns) = 3.598 ns; Loc. = LCFF_X10_Y10_N21; Fanout = 3; REG Node = 'key_sel:uk\|K_r2\[1\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { key_sel:uk|K_r1[1] key_sel:uk|K_r2[1] } "NODE_NAME" } } { "key_sel.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/key_sel.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 8.59 % ) " "Info: Total cell delay = 0.309 ns ( 8.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.289 ns ( 91.41 % ) " "Info: Total interconnect delay = 3.289 ns ( 91.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { key_sel:uk|K_r1[1] key_sel:uk|K_r2[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { key_sel:uk|K_r1[1] {} key_sel:uk|K_r2[1] {} } { 0.000ns 3.289ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "des_clk destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"des_clk\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns des_clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'des_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { des_clk } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns des_clk~clkctrl 2 COMB CLKCTRL_G3 1984 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1984; COMB Node = 'des_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { des_clk des_clk~clkctrl } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns key_sel:uk\|K_r2\[1\] 3 REG LCFF_X10_Y10_N21 3 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N21; Fanout = 3; REG Node = 'key_sel:uk\|K_r2\[1\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { des_clk~clkctrl key_sel:uk|K_r2[1] } "NODE_NAME" } } { "key_sel.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/key_sel.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { des_clk des_clk~clkctrl key_sel:uk|K_r2[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} key_sel:uk|K_r2[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "des_clk source 2.489 ns - Longest register " "Info: - Longest clock path from clock \"des_clk\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns des_clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'des_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { des_clk } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns des_clk~clkctrl 2 COMB CLKCTRL_G3 1984 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1984; COMB Node = 'des_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { des_clk des_clk~clkctrl } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns key_sel:uk\|K_r1\[1\] 3 REG LCFF_X10_Y10_N17 3 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 3; REG Node = 'key_sel:uk\|K_r1\[1\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { des_clk~clkctrl key_sel:uk|K_r1[1] } "NODE_NAME" } } { "key_sel.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/key_sel.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { des_clk des_clk~clkctrl key_sel:uk|K_r1[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} key_sel:uk|K_r1[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { des_clk des_clk~clkctrl key_sel:uk|K_r2[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} key_sel:uk|K_r2[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { des_clk des_clk~clkctrl key_sel:uk|K_r1[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} key_sel:uk|K_r1[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "key_sel.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/key_sel.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "key_sel.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/key_sel.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { key_sel:uk|K_r1[1] key_sel:uk|K_r2[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { key_sel:uk|K_r1[1] {} key_sel:uk|K_r2[1] {} } { 0.000ns 3.289ns } { 0.000ns 0.309ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { des_clk des_clk~clkctrl key_sel:uk|K_r2[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} key_sel:uk|K_r2[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { des_clk des_clk~clkctrl key_sel:uk|K_r1[1] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} key_sel:uk|K_r1[1] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "R11\[21\] decrypt des_clk 6.647 ns register " "Info: tsu for register \"R11\[21\]\" (data pin = \"decrypt\", clock pin = \"des_clk\") is 6.647 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.007 ns + Longest pin register " "Info: + Longest pin to register delay is 9.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns decrypt 1 PIN PIN_W24 768 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W24; Fanout = 768; PIN Node = 'decrypt'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { decrypt } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.825 ns) + CELL(0.346 ns) 6.991 ns crp:u11\|X\[44\] 2 COMB LCCOMB_X14_Y3_N28 4 " "Info: 2: + IC(5.825 ns) + CELL(0.346 ns) = 6.991 ns; Loc. = LCCOMB_X14_Y3_N28; Fanout = 4; COMB Node = 'crp:u11\|X\[44\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.171 ns" { decrypt crp:u11|X[44] } "NODE_NAME" } } { "crp.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/crp.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.272 ns) 7.774 ns crp:u11\|sbox8:u7\|Ram0~382 3 COMB LCCOMB_X15_Y3_N20 1 " "Info: 3: + IC(0.511 ns) + CELL(0.272 ns) = 7.774 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 1; COMB Node = 'crp:u11\|sbox8:u7\|Ram0~382'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { crp:u11|X[44] crp:u11|sbox8:u7|Ram0~382 } "NODE_NAME" } } { "sbox8.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/sbox8.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.228 ns) 8.852 ns R11~43 4 COMB LCCOMB_X14_Y7_N22 1 " "Info: 4: + IC(0.850 ns) + CELL(0.228 ns) = 8.852 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 1; COMB Node = 'R11~43'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { crp:u11|sbox8:u7|Ram0~382 R11~43 } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.007 ns R11\[21\] 5 REG LCFF_X14_Y7_N23 3 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 9.007 ns; Loc. = LCFF_X14_Y7_N23; Fanout = 3; REG Node = 'R11\[21\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { R11~43 R11[21] } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 20.22 % ) " "Info: Total cell delay = 1.821 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.186 ns ( 79.78 % ) " "Info: Total interconnect delay = 7.186 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.007 ns" { decrypt crp:u11|X[44] crp:u11|sbox8:u7|Ram0~382 R11~43 R11[21] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.007 ns" { decrypt {} decrypt~combout {} crp:u11|X[44] {} crp:u11|sbox8:u7|Ram0~382 {} R11~43 {} R11[21] {} } { 0.000ns 0.000ns 5.825ns 0.511ns 0.850ns 0.000ns } { 0.000ns 0.820ns 0.346ns 0.272ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 182 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "des_clk destination 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"des_clk\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns des_clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'des_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { des_clk } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns des_clk~clkctrl 2 COMB CLKCTRL_G3 1984 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1984; COMB Node = 'des_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { des_clk des_clk~clkctrl } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 2.450 ns R11\[21\] 3 REG LCFF_X14_Y7_N23 3 " "Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X14_Y7_N23; Fanout = 3; REG Node = 'R11\[21\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { des_clk~clkctrl R11[21] } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.08 % ) " "Info: Total cell delay = 1.472 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 39.92 % ) " "Info: Total interconnect delay = 0.978 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { des_clk des_clk~clkctrl R11[21] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} R11[21] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.007 ns" { decrypt crp:u11|X[44] crp:u11|sbox8:u7|Ram0~382 R11~43 R11[21] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.007 ns" { decrypt {} decrypt~combout {} crp:u11|X[44] {} crp:u11|sbox8:u7|Ram0~382 {} R11~43 {} R11[21] {} } { 0.000ns 0.000ns 5.825ns 0.511ns 0.850ns 0.000ns } { 0.000ns 0.820ns 0.346ns 0.272ns 0.228ns 0.155ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { des_clk des_clk~clkctrl R11[21] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} R11[21] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "des_clk desOut\[22\] desOut\[22\]~reg0 7.175 ns register " "Info: tco from clock \"des_clk\" to destination pin \"desOut\[22\]\" through register \"desOut\[22\]~reg0\" is 7.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "des_clk source 2.464 ns + Longest register " "Info: + Longest clock path from clock \"des_clk\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns des_clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'des_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { des_clk } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns des_clk~clkctrl 2 COMB CLKCTRL_G3 1984 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1984; COMB Node = 'des_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { des_clk des_clk~clkctrl } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns desOut\[22\]~reg0 3 REG LCFF_X13_Y12_N7 1 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X13_Y12_N7; Fanout = 1; REG Node = 'desOut\[22\]~reg0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { des_clk~clkctrl desOut[22]~reg0 } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 226 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { des_clk des_clk~clkctrl desOut[22]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} desOut[22]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 226 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.617 ns + Longest register pin " "Info: + Longest register to pin delay is 4.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns desOut\[22\]~reg0 1 REG LCFF_X13_Y12_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N7; Fanout = 1; REG Node = 'desOut\[22\]~reg0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { desOut[22]~reg0 } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 226 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(2.154 ns) 4.617 ns desOut\[22\] 2 PIN PIN_L3 0 " "Info: 2: + IC(2.463 ns) + CELL(2.154 ns) = 4.617 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'desOut\[22\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { desOut[22]~reg0 desOut[22] } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 46.65 % ) " "Info: Total cell delay = 2.154 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.463 ns ( 53.35 % ) " "Info: Total interconnect delay = 2.463 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { desOut[22]~reg0 desOut[22] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.617 ns" { desOut[22]~reg0 {} desOut[22] {} } { 0.000ns 2.463ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { des_clk des_clk~clkctrl desOut[22]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} desOut[22]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { desOut[22]~reg0 desOut[22] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.617 ns" { desOut[22]~reg0 {} desOut[22] {} } { 0.000ns 2.463ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "desIn_r\[52\] desIn\[52\] des_clk -2.306 ns register " "Info: th for register \"desIn_r\[52\]\" (data pin = \"desIn\[52\]\", clock pin = \"des_clk\") is -2.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "des_clk destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"des_clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns des_clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'des_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { des_clk } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns des_clk~clkctrl 2 COMB CLKCTRL_G3 1984 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1984; COMB Node = 'des_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { des_clk des_clk~clkctrl } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns desIn_r\[52\] 3 REG LCFF_X7_Y5_N29 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X7_Y5_N29; Fanout = 1; REG Node = 'desIn_r\[52\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { des_clk~clkctrl desIn_r[52] } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { des_clk des_clk~clkctrl desIn_r[52] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} desIn_r[52] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns desIn\[52\] 1 PIN PIN_V22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V22; Fanout = 1; PIN Node = 'desIn\[52\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { desIn[52] } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.807 ns) + CELL(0.309 ns) 4.936 ns desIn_r\[52\] 2 REG LCFF_X7_Y5_N29 1 " "Info: 2: + IC(3.807 ns) + CELL(0.309 ns) = 4.936 ns; Loc. = LCFF_X7_Y5_N29; Fanout = 1; REG Node = 'desIn_r\[52\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.116 ns" { desIn[52] desIn_r[52] } "NODE_NAME" } } { "des.v" "" { Text "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/des_lab/des.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 22.87 % ) " "Info: Total cell delay = 1.129 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.807 ns ( 77.13 % ) " "Info: Total interconnect delay = 3.807 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { desIn[52] desIn_r[52] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { desIn[52] {} desIn[52]~combout {} desIn_r[52] {} } { 0.000ns 0.000ns 3.807ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { des_clk des_clk~clkctrl desIn_r[52] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { des_clk {} des_clk~combout {} des_clk~clkctrl {} desIn_r[52] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { desIn[52] desIn_r[52] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { desIn[52] {} desIn[52]~combout {} desIn_r[52] {} } { 0.000ns 0.000ns 3.807ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 11:18:48 2009 " "Info: Processing ended: Wed Apr 01 11:18:48 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
