##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Sat Jul  6 21:50:23 2024

##  Generated by MIG Version 4.2
##
##################################################################################################
##  File name :       example_top.xdc
##  Details :     Constraints file
##                    FPGA Family:       ZYNQ
##                    FPGA Part:         XC7Z020-CLG484
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Frequency:         400 MHz
##                    Time Period:       2500 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->H5TQ4G63EFR
## Data Width: 16
## Time Period: 2500
## Data Mask: 1
##################################################################################################
############## NET - IOSTANDARD ##################

set_property PACKAGE_PIN Y9 [get_ports sys_clk_i]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clk_i]

connect_debug_port u_ila_0/probe7 [get_nets [list {mem_test_m0/rd_burst_cnt[0]} {mem_test_m0/rd_burst_cnt[1]} {mem_test_m0/rd_burst_cnt[2]} {mem_test_m0/rd_burst_cnt[3]} {mem_test_m0/rd_burst_cnt[4]} {mem_test_m0/rd_burst_cnt[5]} {mem_test_m0/rd_burst_cnt[6]} {mem_test_m0/rd_burst_cnt[7]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {mem_test_m0/wr_burst_cnt[0]} {mem_test_m0/wr_burst_cnt[1]} {mem_test_m0/wr_burst_cnt[2]} {mem_test_m0/wr_burst_cnt[3]} {mem_test_m0/wr_burst_cnt[4]} {mem_test_m0/wr_burst_cnt[5]} {mem_test_m0/wr_burst_cnt[6]} {mem_test_m0/wr_burst_cnt[7]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list mem_test_m0/rd_adrs_req]]
connect_debug_port u_ila_0/probe23 [get_nets [list mem_test_m0/wr_adrs_req]]
connect_debug_port u_ila_0/probe26 [get_nets [list mem_test_m0/wr_data_req]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 25 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mem_test_m0/wr_adrs[4]} {mem_test_m0/wr_adrs[5]} {mem_test_m0/wr_adrs[6]} {mem_test_m0/wr_adrs[7]} {mem_test_m0/wr_adrs[8]} {mem_test_m0/wr_adrs[9]} {mem_test_m0/wr_adrs[10]} {mem_test_m0/wr_adrs[11]} {mem_test_m0/wr_adrs[12]} {mem_test_m0/wr_adrs[13]} {mem_test_m0/wr_adrs[14]} {mem_test_m0/wr_adrs[15]} {mem_test_m0/wr_adrs[16]} {mem_test_m0/wr_adrs[17]} {mem_test_m0/wr_adrs[18]} {mem_test_m0/wr_adrs[19]} {mem_test_m0/wr_adrs[20]} {mem_test_m0/wr_adrs[21]} {mem_test_m0/wr_adrs[22]} {mem_test_m0/wr_adrs[23]} {mem_test_m0/wr_adrs[24]} {mem_test_m0/wr_adrs[25]} {mem_test_m0/wr_adrs[26]} {mem_test_m0/wr_adrs[27]} {mem_test_m0/wr_adrs[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 25 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mem_test_m0/rd_cnt[0]} {mem_test_m0/rd_cnt[1]} {mem_test_m0/rd_cnt[2]} {mem_test_m0/rd_cnt[3]} {mem_test_m0/rd_cnt[4]} {mem_test_m0/rd_cnt[5]} {mem_test_m0/rd_cnt[6]} {mem_test_m0/rd_cnt[7]} {mem_test_m0/rd_cnt[8]} {mem_test_m0/rd_cnt[9]} {mem_test_m0/rd_cnt[10]} {mem_test_m0/rd_cnt[11]} {mem_test_m0/rd_cnt[12]} {mem_test_m0/rd_cnt[13]} {mem_test_m0/rd_cnt[14]} {mem_test_m0/rd_cnt[15]} {mem_test_m0/rd_cnt[16]} {mem_test_m0/rd_cnt[17]} {mem_test_m0/rd_cnt[18]} {mem_test_m0/rd_cnt[19]} {mem_test_m0/rd_cnt[20]} {mem_test_m0/rd_cnt[21]} {mem_test_m0/rd_cnt[22]} {mem_test_m0/rd_cnt[23]} {mem_test_m0/rd_cnt[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 25 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {mem_test_m0/wr_cmp_cnt[0]} {mem_test_m0/wr_cmp_cnt[1]} {mem_test_m0/wr_cmp_cnt[2]} {mem_test_m0/wr_cmp_cnt[3]} {mem_test_m0/wr_cmp_cnt[4]} {mem_test_m0/wr_cmp_cnt[5]} {mem_test_m0/wr_cmp_cnt[6]} {mem_test_m0/wr_cmp_cnt[7]} {mem_test_m0/wr_cmp_cnt[8]} {mem_test_m0/wr_cmp_cnt[9]} {mem_test_m0/wr_cmp_cnt[10]} {mem_test_m0/wr_cmp_cnt[11]} {mem_test_m0/wr_cmp_cnt[12]} {mem_test_m0/wr_cmp_cnt[13]} {mem_test_m0/wr_cmp_cnt[14]} {mem_test_m0/wr_cmp_cnt[15]} {mem_test_m0/wr_cmp_cnt[16]} {mem_test_m0/wr_cmp_cnt[17]} {mem_test_m0/wr_cmp_cnt[18]} {mem_test_m0/wr_cmp_cnt[19]} {mem_test_m0/wr_cmp_cnt[20]} {mem_test_m0/wr_cmp_cnt[21]} {mem_test_m0/wr_cmp_cnt[22]} {mem_test_m0/wr_cmp_cnt[23]} {mem_test_m0/wr_cmp_cnt[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mem_test_m0/wr_cmp_data[0]} {mem_test_m0/wr_cmp_data[1]} {mem_test_m0/wr_cmp_data[2]} {mem_test_m0/wr_cmp_data[3]} {mem_test_m0/wr_cmp_data[4]} {mem_test_m0/wr_cmp_data[5]} {mem_test_m0/wr_cmp_data[6]} {mem_test_m0/wr_cmp_data[7]} {mem_test_m0/wr_cmp_data[8]} {mem_test_m0/wr_cmp_data[9]} {mem_test_m0/wr_cmp_data[10]} {mem_test_m0/wr_cmp_data[11]} {mem_test_m0/wr_cmp_data[12]} {mem_test_m0/wr_cmp_data[13]} {mem_test_m0/wr_cmp_data[14]} {mem_test_m0/wr_cmp_data[15]} {mem_test_m0/wr_cmp_data[16]} {mem_test_m0/wr_cmp_data[17]} {mem_test_m0/wr_cmp_data[18]} {mem_test_m0/wr_cmp_data[19]} {mem_test_m0/wr_cmp_data[20]} {mem_test_m0/wr_cmp_data[21]} {mem_test_m0/wr_cmp_data[22]} {mem_test_m0/wr_cmp_data[23]} {mem_test_m0/wr_cmp_data[24]} {mem_test_m0/wr_cmp_data[25]} {mem_test_m0/wr_cmp_data[26]} {mem_test_m0/wr_cmp_data[27]} {mem_test_m0/wr_cmp_data[28]} {mem_test_m0/wr_cmp_data[29]} {mem_test_m0/wr_cmp_data[30]} {mem_test_m0/wr_cmp_data[31]} {mem_test_m0/wr_cmp_data[32]} {mem_test_m0/wr_cmp_data[33]} {mem_test_m0/wr_cmp_data[34]} {mem_test_m0/wr_cmp_data[35]} {mem_test_m0/wr_cmp_data[36]} {mem_test_m0/wr_cmp_data[37]} {mem_test_m0/wr_cmp_data[38]} {mem_test_m0/wr_cmp_data[39]} {mem_test_m0/wr_cmp_data[40]} {mem_test_m0/wr_cmp_data[41]} {mem_test_m0/wr_cmp_data[42]} {mem_test_m0/wr_cmp_data[43]} {mem_test_m0/wr_cmp_data[44]} {mem_test_m0/wr_cmp_data[45]} {mem_test_m0/wr_cmp_data[46]} {mem_test_m0/wr_cmp_data[47]} {mem_test_m0/wr_cmp_data[48]} {mem_test_m0/wr_cmp_data[49]} {mem_test_m0/wr_cmp_data[50]} {mem_test_m0/wr_cmp_data[51]} {mem_test_m0/wr_cmp_data[52]} {mem_test_m0/wr_cmp_data[53]} {mem_test_m0/wr_cmp_data[54]} {mem_test_m0/wr_cmp_data[55]} {mem_test_m0/wr_cmp_data[56]} {mem_test_m0/wr_cmp_data[57]} {mem_test_m0/wr_cmp_data[58]} {mem_test_m0/wr_cmp_data[59]} {mem_test_m0/wr_cmp_data[60]} {mem_test_m0/wr_cmp_data[61]} {mem_test_m0/wr_cmp_data[62]} {mem_test_m0/wr_cmp_data[63]} {mem_test_m0/wr_cmp_data[64]} {mem_test_m0/wr_cmp_data[65]} {mem_test_m0/wr_cmp_data[66]} {mem_test_m0/wr_cmp_data[67]} {mem_test_m0/wr_cmp_data[68]} {mem_test_m0/wr_cmp_data[69]} {mem_test_m0/wr_cmp_data[70]} {mem_test_m0/wr_cmp_data[71]} {mem_test_m0/wr_cmp_data[72]} {mem_test_m0/wr_cmp_data[73]} {mem_test_m0/wr_cmp_data[74]} {mem_test_m0/wr_cmp_data[75]} {mem_test_m0/wr_cmp_data[76]} {mem_test_m0/wr_cmp_data[77]} {mem_test_m0/wr_cmp_data[78]} {mem_test_m0/wr_cmp_data[79]} {mem_test_m0/wr_cmp_data[80]} {mem_test_m0/wr_cmp_data[81]} {mem_test_m0/wr_cmp_data[82]} {mem_test_m0/wr_cmp_data[83]} {mem_test_m0/wr_cmp_data[84]} {mem_test_m0/wr_cmp_data[85]} {mem_test_m0/wr_cmp_data[86]} {mem_test_m0/wr_cmp_data[87]} {mem_test_m0/wr_cmp_data[88]} {mem_test_m0/wr_cmp_data[89]} {mem_test_m0/wr_cmp_data[90]} {mem_test_m0/wr_cmp_data[91]} {mem_test_m0/wr_cmp_data[92]} {mem_test_m0/wr_cmp_data[93]} {mem_test_m0/wr_cmp_data[94]} {mem_test_m0/wr_cmp_data[95]} {mem_test_m0/wr_cmp_data[96]} {mem_test_m0/wr_cmp_data[97]} {mem_test_m0/wr_cmp_data[98]} {mem_test_m0/wr_cmp_data[99]} {mem_test_m0/wr_cmp_data[100]} {mem_test_m0/wr_cmp_data[101]} {mem_test_m0/wr_cmp_data[102]} {mem_test_m0/wr_cmp_data[103]} {mem_test_m0/wr_cmp_data[104]} {mem_test_m0/wr_cmp_data[105]} {mem_test_m0/wr_cmp_data[106]} {mem_test_m0/wr_cmp_data[107]} {mem_test_m0/wr_cmp_data[108]} {mem_test_m0/wr_cmp_data[109]} {mem_test_m0/wr_cmp_data[110]} {mem_test_m0/wr_cmp_data[111]} {mem_test_m0/wr_cmp_data[112]} {mem_test_m0/wr_cmp_data[113]} {mem_test_m0/wr_cmp_data[114]} {mem_test_m0/wr_cmp_data[115]} {mem_test_m0/wr_cmp_data[116]} {mem_test_m0/wr_cmp_data[117]} {mem_test_m0/wr_cmp_data[118]} {mem_test_m0/wr_cmp_data[119]} {mem_test_m0/wr_cmp_data[120]} {mem_test_m0/wr_cmp_data[121]} {mem_test_m0/wr_cmp_data[122]} {mem_test_m0/wr_cmp_data[123]} {mem_test_m0/wr_cmp_data[124]} {mem_test_m0/wr_cmp_data[125]} {mem_test_m0/wr_cmp_data[126]} {mem_test_m0/wr_cmp_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {mem_test_m0/rd_data_r1[0]} {mem_test_m0/rd_data_r1[1]} {mem_test_m0/rd_data_r1[2]} {mem_test_m0/rd_data_r1[3]} {mem_test_m0/rd_data_r1[4]} {mem_test_m0/rd_data_r1[5]} {mem_test_m0/rd_data_r1[6]} {mem_test_m0/rd_data_r1[7]} {mem_test_m0/rd_data_r1[8]} {mem_test_m0/rd_data_r1[9]} {mem_test_m0/rd_data_r1[10]} {mem_test_m0/rd_data_r1[11]} {mem_test_m0/rd_data_r1[12]} {mem_test_m0/rd_data_r1[13]} {mem_test_m0/rd_data_r1[14]} {mem_test_m0/rd_data_r1[15]} {mem_test_m0/rd_data_r1[16]} {mem_test_m0/rd_data_r1[17]} {mem_test_m0/rd_data_r1[18]} {mem_test_m0/rd_data_r1[19]} {mem_test_m0/rd_data_r1[20]} {mem_test_m0/rd_data_r1[21]} {mem_test_m0/rd_data_r1[22]} {mem_test_m0/rd_data_r1[23]} {mem_test_m0/rd_data_r1[24]} {mem_test_m0/rd_data_r1[25]} {mem_test_m0/rd_data_r1[26]} {mem_test_m0/rd_data_r1[27]} {mem_test_m0/rd_data_r1[28]} {mem_test_m0/rd_data_r1[29]} {mem_test_m0/rd_data_r1[30]} {mem_test_m0/rd_data_r1[31]} {mem_test_m0/rd_data_r1[32]} {mem_test_m0/rd_data_r1[33]} {mem_test_m0/rd_data_r1[34]} {mem_test_m0/rd_data_r1[35]} {mem_test_m0/rd_data_r1[36]} {mem_test_m0/rd_data_r1[37]} {mem_test_m0/rd_data_r1[38]} {mem_test_m0/rd_data_r1[39]} {mem_test_m0/rd_data_r1[40]} {mem_test_m0/rd_data_r1[41]} {mem_test_m0/rd_data_r1[42]} {mem_test_m0/rd_data_r1[43]} {mem_test_m0/rd_data_r1[44]} {mem_test_m0/rd_data_r1[45]} {mem_test_m0/rd_data_r1[46]} {mem_test_m0/rd_data_r1[47]} {mem_test_m0/rd_data_r1[48]} {mem_test_m0/rd_data_r1[49]} {mem_test_m0/rd_data_r1[50]} {mem_test_m0/rd_data_r1[51]} {mem_test_m0/rd_data_r1[52]} {mem_test_m0/rd_data_r1[53]} {mem_test_m0/rd_data_r1[54]} {mem_test_m0/rd_data_r1[55]} {mem_test_m0/rd_data_r1[56]} {mem_test_m0/rd_data_r1[57]} {mem_test_m0/rd_data_r1[58]} {mem_test_m0/rd_data_r1[59]} {mem_test_m0/rd_data_r1[60]} {mem_test_m0/rd_data_r1[61]} {mem_test_m0/rd_data_r1[62]} {mem_test_m0/rd_data_r1[63]} {mem_test_m0/rd_data_r1[64]} {mem_test_m0/rd_data_r1[65]} {mem_test_m0/rd_data_r1[66]} {mem_test_m0/rd_data_r1[67]} {mem_test_m0/rd_data_r1[68]} {mem_test_m0/rd_data_r1[69]} {mem_test_m0/rd_data_r1[70]} {mem_test_m0/rd_data_r1[71]} {mem_test_m0/rd_data_r1[72]} {mem_test_m0/rd_data_r1[73]} {mem_test_m0/rd_data_r1[74]} {mem_test_m0/rd_data_r1[75]} {mem_test_m0/rd_data_r1[76]} {mem_test_m0/rd_data_r1[77]} {mem_test_m0/rd_data_r1[78]} {mem_test_m0/rd_data_r1[79]} {mem_test_m0/rd_data_r1[80]} {mem_test_m0/rd_data_r1[81]} {mem_test_m0/rd_data_r1[82]} {mem_test_m0/rd_data_r1[83]} {mem_test_m0/rd_data_r1[84]} {mem_test_m0/rd_data_r1[85]} {mem_test_m0/rd_data_r1[86]} {mem_test_m0/rd_data_r1[87]} {mem_test_m0/rd_data_r1[88]} {mem_test_m0/rd_data_r1[89]} {mem_test_m0/rd_data_r1[90]} {mem_test_m0/rd_data_r1[91]} {mem_test_m0/rd_data_r1[92]} {mem_test_m0/rd_data_r1[93]} {mem_test_m0/rd_data_r1[94]} {mem_test_m0/rd_data_r1[95]} {mem_test_m0/rd_data_r1[96]} {mem_test_m0/rd_data_r1[97]} {mem_test_m0/rd_data_r1[98]} {mem_test_m0/rd_data_r1[99]} {mem_test_m0/rd_data_r1[100]} {mem_test_m0/rd_data_r1[101]} {mem_test_m0/rd_data_r1[102]} {mem_test_m0/rd_data_r1[103]} {mem_test_m0/rd_data_r1[104]} {mem_test_m0/rd_data_r1[105]} {mem_test_m0/rd_data_r1[106]} {mem_test_m0/rd_data_r1[107]} {mem_test_m0/rd_data_r1[108]} {mem_test_m0/rd_data_r1[109]} {mem_test_m0/rd_data_r1[110]} {mem_test_m0/rd_data_r1[111]} {mem_test_m0/rd_data_r1[112]} {mem_test_m0/rd_data_r1[113]} {mem_test_m0/rd_data_r1[114]} {mem_test_m0/rd_data_r1[115]} {mem_test_m0/rd_data_r1[116]} {mem_test_m0/rd_data_r1[117]} {mem_test_m0/rd_data_r1[118]} {mem_test_m0/rd_data_r1[119]} {mem_test_m0/rd_data_r1[120]} {mem_test_m0/rd_data_r1[121]} {mem_test_m0/rd_data_r1[122]} {mem_test_m0/rd_data_r1[123]} {mem_test_m0/rd_data_r1[124]} {mem_test_m0/rd_data_r1[125]} {mem_test_m0/rd_data_r1[126]} {mem_test_m0/rd_data_r1[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 25 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {mem_test_m0/wr_ack_cnt[0]} {mem_test_m0/wr_ack_cnt[1]} {mem_test_m0/wr_ack_cnt[2]} {mem_test_m0/wr_ack_cnt[3]} {mem_test_m0/wr_ack_cnt[4]} {mem_test_m0/wr_ack_cnt[5]} {mem_test_m0/wr_ack_cnt[6]} {mem_test_m0/wr_ack_cnt[7]} {mem_test_m0/wr_ack_cnt[8]} {mem_test_m0/wr_ack_cnt[9]} {mem_test_m0/wr_ack_cnt[10]} {mem_test_m0/wr_ack_cnt[11]} {mem_test_m0/wr_ack_cnt[12]} {mem_test_m0/wr_ack_cnt[13]} {mem_test_m0/wr_ack_cnt[14]} {mem_test_m0/wr_ack_cnt[15]} {mem_test_m0/wr_ack_cnt[16]} {mem_test_m0/wr_ack_cnt[17]} {mem_test_m0/wr_ack_cnt[18]} {mem_test_m0/wr_ack_cnt[19]} {mem_test_m0/wr_ack_cnt[20]} {mem_test_m0/wr_ack_cnt[21]} {mem_test_m0/wr_ack_cnt[22]} {mem_test_m0/wr_ack_cnt[23]} {mem_test_m0/wr_ack_cnt[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {mem_test_m0/rd_state[0]} {mem_test_m0/rd_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 25 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {mem_test_m0/rd_adrs[4]} {mem_test_m0/rd_adrs[5]} {mem_test_m0/rd_adrs[6]} {mem_test_m0/rd_adrs[7]} {mem_test_m0/rd_adrs[8]} {mem_test_m0/rd_adrs[9]} {mem_test_m0/rd_adrs[10]} {mem_test_m0/rd_adrs[11]} {mem_test_m0/rd_adrs[12]} {mem_test_m0/rd_adrs[13]} {mem_test_m0/rd_adrs[14]} {mem_test_m0/rd_adrs[15]} {mem_test_m0/rd_adrs[16]} {mem_test_m0/rd_adrs[17]} {mem_test_m0/rd_adrs[18]} {mem_test_m0/rd_adrs[19]} {mem_test_m0/rd_adrs[20]} {mem_test_m0/rd_adrs[21]} {mem_test_m0/rd_adrs[22]} {mem_test_m0/rd_adrs[23]} {mem_test_m0/rd_adrs[24]} {mem_test_m0/rd_adrs[25]} {mem_test_m0/rd_adrs[26]} {mem_test_m0/rd_adrs[27]} {mem_test_m0/rd_adrs[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 25 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {mem_test_m0/wr_cnt[0]} {mem_test_m0/wr_cnt[1]} {mem_test_m0/wr_cnt[2]} {mem_test_m0/wr_cnt[3]} {mem_test_m0/wr_cnt[4]} {mem_test_m0/wr_cnt[5]} {mem_test_m0/wr_cnt[6]} {mem_test_m0/wr_cnt[7]} {mem_test_m0/wr_cnt[8]} {mem_test_m0/wr_cnt[9]} {mem_test_m0/wr_cnt[10]} {mem_test_m0/wr_cnt[11]} {mem_test_m0/wr_cnt[12]} {mem_test_m0/wr_cnt[13]} {mem_test_m0/wr_cnt[14]} {mem_test_m0/wr_cnt[15]} {mem_test_m0/wr_cnt[16]} {mem_test_m0/wr_cnt[17]} {mem_test_m0/wr_cnt[18]} {mem_test_m0/wr_cnt[19]} {mem_test_m0/wr_cnt[20]} {mem_test_m0/wr_cnt[21]} {mem_test_m0/wr_cnt[22]} {mem_test_m0/wr_cnt[23]} {mem_test_m0/wr_cnt[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {mem_test_m0/wr_state[0]} {mem_test_m0/wr_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 26 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mem_test_m0/wr_data[96]} {mem_test_m0/wr_data[97]} {mem_test_m0/wr_data[98]} {mem_test_m0/wr_data[99]} {mem_test_m0/wr_data[100]} {mem_test_m0/wr_data[101]} {mem_test_m0/wr_data[102]} {mem_test_m0/wr_data[103]} {mem_test_m0/wr_data[104]} {mem_test_m0/wr_data[105]} {mem_test_m0/wr_data[106]} {mem_test_m0/wr_data[107]} {mem_test_m0/wr_data[108]} {mem_test_m0/wr_data[109]} {mem_test_m0/wr_data[110]} {mem_test_m0/wr_data[111]} {mem_test_m0/wr_data[112]} {mem_test_m0/wr_data[113]} {mem_test_m0/wr_data[114]} {mem_test_m0/wr_data[115]} {mem_test_m0/wr_data[116]} {mem_test_m0/wr_data[117]} {mem_test_m0/wr_data[118]} {mem_test_m0/wr_data[119]} {mem_test_m0/wr_data[120]} {mem_test_m0/wr_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 128 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {s_axi_rdata[0]} {s_axi_rdata[1]} {s_axi_rdata[2]} {s_axi_rdata[3]} {s_axi_rdata[4]} {s_axi_rdata[5]} {s_axi_rdata[6]} {s_axi_rdata[7]} {s_axi_rdata[8]} {s_axi_rdata[9]} {s_axi_rdata[10]} {s_axi_rdata[11]} {s_axi_rdata[12]} {s_axi_rdata[13]} {s_axi_rdata[14]} {s_axi_rdata[15]} {s_axi_rdata[16]} {s_axi_rdata[17]} {s_axi_rdata[18]} {s_axi_rdata[19]} {s_axi_rdata[20]} {s_axi_rdata[21]} {s_axi_rdata[22]} {s_axi_rdata[23]} {s_axi_rdata[24]} {s_axi_rdata[25]} {s_axi_rdata[26]} {s_axi_rdata[27]} {s_axi_rdata[28]} {s_axi_rdata[29]} {s_axi_rdata[30]} {s_axi_rdata[31]} {s_axi_rdata[32]} {s_axi_rdata[33]} {s_axi_rdata[34]} {s_axi_rdata[35]} {s_axi_rdata[36]} {s_axi_rdata[37]} {s_axi_rdata[38]} {s_axi_rdata[39]} {s_axi_rdata[40]} {s_axi_rdata[41]} {s_axi_rdata[42]} {s_axi_rdata[43]} {s_axi_rdata[44]} {s_axi_rdata[45]} {s_axi_rdata[46]} {s_axi_rdata[47]} {s_axi_rdata[48]} {s_axi_rdata[49]} {s_axi_rdata[50]} {s_axi_rdata[51]} {s_axi_rdata[52]} {s_axi_rdata[53]} {s_axi_rdata[54]} {s_axi_rdata[55]} {s_axi_rdata[56]} {s_axi_rdata[57]} {s_axi_rdata[58]} {s_axi_rdata[59]} {s_axi_rdata[60]} {s_axi_rdata[61]} {s_axi_rdata[62]} {s_axi_rdata[63]} {s_axi_rdata[64]} {s_axi_rdata[65]} {s_axi_rdata[66]} {s_axi_rdata[67]} {s_axi_rdata[68]} {s_axi_rdata[69]} {s_axi_rdata[70]} {s_axi_rdata[71]} {s_axi_rdata[72]} {s_axi_rdata[73]} {s_axi_rdata[74]} {s_axi_rdata[75]} {s_axi_rdata[76]} {s_axi_rdata[77]} {s_axi_rdata[78]} {s_axi_rdata[79]} {s_axi_rdata[80]} {s_axi_rdata[81]} {s_axi_rdata[82]} {s_axi_rdata[83]} {s_axi_rdata[84]} {s_axi_rdata[85]} {s_axi_rdata[86]} {s_axi_rdata[87]} {s_axi_rdata[88]} {s_axi_rdata[89]} {s_axi_rdata[90]} {s_axi_rdata[91]} {s_axi_rdata[92]} {s_axi_rdata[93]} {s_axi_rdata[94]} {s_axi_rdata[95]} {s_axi_rdata[96]} {s_axi_rdata[97]} {s_axi_rdata[98]} {s_axi_rdata[99]} {s_axi_rdata[100]} {s_axi_rdata[101]} {s_axi_rdata[102]} {s_axi_rdata[103]} {s_axi_rdata[104]} {s_axi_rdata[105]} {s_axi_rdata[106]} {s_axi_rdata[107]} {s_axi_rdata[108]} {s_axi_rdata[109]} {s_axi_rdata[110]} {s_axi_rdata[111]} {s_axi_rdata[112]} {s_axi_rdata[113]} {s_axi_rdata[114]} {s_axi_rdata[115]} {s_axi_rdata[116]} {s_axi_rdata[117]} {s_axi_rdata[118]} {s_axi_rdata[119]} {s_axi_rdata[120]} {s_axi_rdata[121]} {s_axi_rdata[122]} {s_axi_rdata[123]} {s_axi_rdata[124]} {s_axi_rdata[125]} {s_axi_rdata[126]} {s_axi_rdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 128 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {s_axi_wdata[0]} {s_axi_wdata[1]} {s_axi_wdata[2]} {s_axi_wdata[3]} {s_axi_wdata[4]} {s_axi_wdata[5]} {s_axi_wdata[6]} {s_axi_wdata[7]} {s_axi_wdata[8]} {s_axi_wdata[9]} {s_axi_wdata[10]} {s_axi_wdata[11]} {s_axi_wdata[12]} {s_axi_wdata[13]} {s_axi_wdata[14]} {s_axi_wdata[15]} {s_axi_wdata[16]} {s_axi_wdata[17]} {s_axi_wdata[18]} {s_axi_wdata[19]} {s_axi_wdata[20]} {s_axi_wdata[21]} {s_axi_wdata[22]} {s_axi_wdata[23]} {s_axi_wdata[24]} {s_axi_wdata[25]} {s_axi_wdata[26]} {s_axi_wdata[27]} {s_axi_wdata[28]} {s_axi_wdata[29]} {s_axi_wdata[30]} {s_axi_wdata[31]} {s_axi_wdata[32]} {s_axi_wdata[33]} {s_axi_wdata[34]} {s_axi_wdata[35]} {s_axi_wdata[36]} {s_axi_wdata[37]} {s_axi_wdata[38]} {s_axi_wdata[39]} {s_axi_wdata[40]} {s_axi_wdata[41]} {s_axi_wdata[42]} {s_axi_wdata[43]} {s_axi_wdata[44]} {s_axi_wdata[45]} {s_axi_wdata[46]} {s_axi_wdata[47]} {s_axi_wdata[48]} {s_axi_wdata[49]} {s_axi_wdata[50]} {s_axi_wdata[51]} {s_axi_wdata[52]} {s_axi_wdata[53]} {s_axi_wdata[54]} {s_axi_wdata[55]} {s_axi_wdata[56]} {s_axi_wdata[57]} {s_axi_wdata[58]} {s_axi_wdata[59]} {s_axi_wdata[60]} {s_axi_wdata[61]} {s_axi_wdata[62]} {s_axi_wdata[63]} {s_axi_wdata[64]} {s_axi_wdata[65]} {s_axi_wdata[66]} {s_axi_wdata[67]} {s_axi_wdata[68]} {s_axi_wdata[69]} {s_axi_wdata[70]} {s_axi_wdata[71]} {s_axi_wdata[72]} {s_axi_wdata[73]} {s_axi_wdata[74]} {s_axi_wdata[75]} {s_axi_wdata[76]} {s_axi_wdata[77]} {s_axi_wdata[78]} {s_axi_wdata[79]} {s_axi_wdata[80]} {s_axi_wdata[81]} {s_axi_wdata[82]} {s_axi_wdata[83]} {s_axi_wdata[84]} {s_axi_wdata[85]} {s_axi_wdata[86]} {s_axi_wdata[87]} {s_axi_wdata[88]} {s_axi_wdata[89]} {s_axi_wdata[90]} {s_axi_wdata[91]} {s_axi_wdata[92]} {s_axi_wdata[93]} {s_axi_wdata[94]} {s_axi_wdata[95]} {s_axi_wdata[96]} {s_axi_wdata[97]} {s_axi_wdata[98]} {s_axi_wdata[99]} {s_axi_wdata[100]} {s_axi_wdata[101]} {s_axi_wdata[102]} {s_axi_wdata[103]} {s_axi_wdata[104]} {s_axi_wdata[105]} {s_axi_wdata[106]} {s_axi_wdata[107]} {s_axi_wdata[108]} {s_axi_wdata[109]} {s_axi_wdata[110]} {s_axi_wdata[111]} {s_axi_wdata[112]} {s_axi_wdata[113]} {s_axi_wdata[114]} {s_axi_wdata[115]} {s_axi_wdata[116]} {s_axi_wdata[117]} {s_axi_wdata[118]} {s_axi_wdata[119]} {s_axi_wdata[120]} {s_axi_wdata[121]} {s_axi_wdata[122]} {s_axi_wdata[123]} {s_axi_wdata[124]} {s_axi_wdata[125]} {s_axi_wdata[126]} {s_axi_wdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 128 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} {rd_data[16]} {rd_data[17]} {rd_data[18]} {rd_data[19]} {rd_data[20]} {rd_data[21]} {rd_data[22]} {rd_data[23]} {rd_data[24]} {rd_data[25]} {rd_data[26]} {rd_data[27]} {rd_data[28]} {rd_data[29]} {rd_data[30]} {rd_data[31]} {rd_data[32]} {rd_data[33]} {rd_data[34]} {rd_data[35]} {rd_data[36]} {rd_data[37]} {rd_data[38]} {rd_data[39]} {rd_data[40]} {rd_data[41]} {rd_data[42]} {rd_data[43]} {rd_data[44]} {rd_data[45]} {rd_data[46]} {rd_data[47]} {rd_data[48]} {rd_data[49]} {rd_data[50]} {rd_data[51]} {rd_data[52]} {rd_data[53]} {rd_data[54]} {rd_data[55]} {rd_data[56]} {rd_data[57]} {rd_data[58]} {rd_data[59]} {rd_data[60]} {rd_data[61]} {rd_data[62]} {rd_data[63]} {rd_data[64]} {rd_data[65]} {rd_data[66]} {rd_data[67]} {rd_data[68]} {rd_data[69]} {rd_data[70]} {rd_data[71]} {rd_data[72]} {rd_data[73]} {rd_data[74]} {rd_data[75]} {rd_data[76]} {rd_data[77]} {rd_data[78]} {rd_data[79]} {rd_data[80]} {rd_data[81]} {rd_data[82]} {rd_data[83]} {rd_data[84]} {rd_data[85]} {rd_data[86]} {rd_data[87]} {rd_data[88]} {rd_data[89]} {rd_data[90]} {rd_data[91]} {rd_data[92]} {rd_data[93]} {rd_data[94]} {rd_data[95]} {rd_data[96]} {rd_data[97]} {rd_data[98]} {rd_data[99]} {rd_data[100]} {rd_data[101]} {rd_data[102]} {rd_data[103]} {rd_data[104]} {rd_data[105]} {rd_data[106]} {rd_data[107]} {rd_data[108]} {rd_data[109]} {rd_data[110]} {rd_data[111]} {rd_data[112]} {rd_data[113]} {rd_data[114]} {rd_data[115]} {rd_data[116]} {rd_data[117]} {rd_data[118]} {rd_data[119]} {rd_data[120]} {rd_data[121]} {rd_data[122]} {rd_data[123]} {rd_data[124]} {rd_data[125]} {rd_data[126]} {rd_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {s_axi_bresp[0]} {s_axi_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {s_axi_awlen[0]} {s_axi_awlen[1]} {s_axi_awlen[2]} {s_axi_awlen[3]} {s_axi_awlen[4]} {s_axi_awlen[5]} {s_axi_awlen[6]} {s_axi_awlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 29 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {wr_adrs[0]} {wr_adrs[1]} {wr_adrs[2]} {wr_adrs[3]} {wr_adrs[4]} {wr_adrs[5]} {wr_adrs[6]} {wr_adrs[7]} {wr_adrs[8]} {wr_adrs[9]} {wr_adrs[10]} {wr_adrs[11]} {wr_adrs[12]} {wr_adrs[13]} {wr_adrs[14]} {wr_adrs[15]} {wr_adrs[16]} {wr_adrs[17]} {wr_adrs[18]} {wr_adrs[19]} {wr_adrs[20]} {wr_adrs[21]} {wr_adrs[22]} {wr_adrs[23]} {wr_adrs[24]} {wr_adrs[25]} {wr_adrs[26]} {wr_adrs[27]} {wr_adrs[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {s_axi_arlen[0]} {s_axi_arlen[1]} {s_axi_arlen[2]} {s_axi_arlen[3]} {s_axi_arlen[4]} {s_axi_arlen[5]} {s_axi_arlen[6]} {s_axi_arlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 29 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {rd_adrs[0]} {rd_adrs[1]} {rd_adrs[2]} {rd_adrs[3]} {rd_adrs[4]} {rd_adrs[5]} {rd_adrs[6]} {rd_adrs[7]} {rd_adrs[8]} {rd_adrs[9]} {rd_adrs[10]} {rd_adrs[11]} {rd_adrs[12]} {rd_adrs[13]} {rd_adrs[14]} {rd_adrs[15]} {rd_adrs[16]} {rd_adrs[17]} {rd_adrs[18]} {rd_adrs[19]} {rd_adrs[20]} {rd_adrs[21]} {rd_adrs[22]} {rd_adrs[23]} {rd_adrs[24]} {rd_adrs[25]} {rd_adrs[26]} {rd_adrs[27]} {rd_adrs[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 29 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {s_axi_araddr[0]} {s_axi_araddr[1]} {s_axi_araddr[2]} {s_axi_araddr[3]} {s_axi_araddr[4]} {s_axi_araddr[5]} {s_axi_araddr[6]} {s_axi_araddr[7]} {s_axi_araddr[8]} {s_axi_araddr[9]} {s_axi_araddr[10]} {s_axi_araddr[11]} {s_axi_araddr[12]} {s_axi_araddr[13]} {s_axi_araddr[14]} {s_axi_araddr[15]} {s_axi_araddr[16]} {s_axi_araddr[17]} {s_axi_araddr[18]} {s_axi_araddr[19]} {s_axi_araddr[20]} {s_axi_araddr[21]} {s_axi_araddr[22]} {s_axi_araddr[23]} {s_axi_araddr[24]} {s_axi_araddr[25]} {s_axi_araddr[26]} {s_axi_araddr[27]} {s_axi_araddr[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 128 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {wr_data[0]} {wr_data[1]} {wr_data[2]} {wr_data[3]} {wr_data[4]} {wr_data[5]} {wr_data[6]} {wr_data[7]} {wr_data[8]} {wr_data[9]} {wr_data[10]} {wr_data[11]} {wr_data[12]} {wr_data[13]} {wr_data[14]} {wr_data[15]} {wr_data[16]} {wr_data[17]} {wr_data[18]} {wr_data[19]} {wr_data[20]} {wr_data[21]} {wr_data[22]} {wr_data[23]} {wr_data[24]} {wr_data[25]} {wr_data[26]} {wr_data[27]} {wr_data[28]} {wr_data[29]} {wr_data[30]} {wr_data[31]} {wr_data[32]} {wr_data[33]} {wr_data[34]} {wr_data[35]} {wr_data[36]} {wr_data[37]} {wr_data[38]} {wr_data[39]} {wr_data[40]} {wr_data[41]} {wr_data[42]} {wr_data[43]} {wr_data[44]} {wr_data[45]} {wr_data[46]} {wr_data[47]} {wr_data[48]} {wr_data[49]} {wr_data[50]} {wr_data[51]} {wr_data[52]} {wr_data[53]} {wr_data[54]} {wr_data[55]} {wr_data[56]} {wr_data[57]} {wr_data[58]} {wr_data[59]} {wr_data[60]} {wr_data[61]} {wr_data[62]} {wr_data[63]} {wr_data[64]} {wr_data[65]} {wr_data[66]} {wr_data[67]} {wr_data[68]} {wr_data[69]} {wr_data[70]} {wr_data[71]} {wr_data[72]} {wr_data[73]} {wr_data[74]} {wr_data[75]} {wr_data[76]} {wr_data[77]} {wr_data[78]} {wr_data[79]} {wr_data[80]} {wr_data[81]} {wr_data[82]} {wr_data[83]} {wr_data[84]} {wr_data[85]} {wr_data[86]} {wr_data[87]} {wr_data[88]} {wr_data[89]} {wr_data[90]} {wr_data[91]} {wr_data[92]} {wr_data[93]} {wr_data[94]} {wr_data[95]} {wr_data[96]} {wr_data[97]} {wr_data[98]} {wr_data[99]} {wr_data[100]} {wr_data[101]} {wr_data[102]} {wr_data[103]} {wr_data[104]} {wr_data[105]} {wr_data[106]} {wr_data[107]} {wr_data[108]} {wr_data[109]} {wr_data[110]} {wr_data[111]} {wr_data[112]} {wr_data[113]} {wr_data[114]} {wr_data[115]} {wr_data[116]} {wr_data[117]} {wr_data[118]} {wr_data[119]} {wr_data[120]} {wr_data[121]} {wr_data[122]} {wr_data[123]} {wr_data[124]} {wr_data[125]} {wr_data[126]} {wr_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 29 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {s_axi_awaddr[0]} {s_axi_awaddr[1]} {s_axi_awaddr[2]} {s_axi_awaddr[3]} {s_axi_awaddr[4]} {s_axi_awaddr[5]} {s_axi_awaddr[6]} {s_axi_awaddr[7]} {s_axi_awaddr[8]} {s_axi_awaddr[9]} {s_axi_awaddr[10]} {s_axi_awaddr[11]} {s_axi_awaddr[12]} {s_axi_awaddr[13]} {s_axi_awaddr[14]} {s_axi_awaddr[15]} {s_axi_awaddr[16]} {s_axi_awaddr[17]} {s_axi_awaddr[18]} {s_axi_awaddr[19]} {s_axi_awaddr[20]} {s_axi_awaddr[21]} {s_axi_awaddr[22]} {s_axi_awaddr[23]} {s_axi_awaddr[24]} {s_axi_awaddr[25]} {s_axi_awaddr[26]} {s_axi_awaddr[27]} {s_axi_awaddr[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list init_calib_complete]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list rd_adrs_req]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list mem_test_m0/rd_burst_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list rd_data_val]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list mem_test_m0/rd_data_valid_r1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list mem_test_m0/rd_finish]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list mem_test_m0/rd_half_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mem_test_m0/rd_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list rd_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mem_test_m0/rst]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list s_axi_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list s_axi_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list s_axi_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list s_axi_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list s_axi_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list s_axi_rlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list s_axi_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list s_axi_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list s_axi_wlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list s_axi_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list s_axi_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list mem_test_m0/start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list tg_compare_error]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list wr_ack]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list wr_adrs_req]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list mem_test_m0/wr_burst_ack_r]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list mem_test_m0/wr_burst_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list wr_data_req]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list mem_test_m0/wr_finish]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list mem_test_m0/wr_half_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list mem_test_m0/wr_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list wr_ready]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
