# verilog-memory-designs
Verilog SRAM (Single port(Sync &amp; Async) &amp; Dual port Async) and ROM
