{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685490313272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685490313288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 18:45:13 2023 " "Processing started: Tue May 30 18:45:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685490313288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685490313288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_program -c test_program " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_program -c test_program" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685490313288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685490313650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/altera/13.1/fj_programs/uart_rx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "test_program.sv(20) " "Verilog HDL Module Instantiation warning at test_program.sv(20): ignored dangling comma in List of Port Connections" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "test_program.sv(33) " "Verilog HDL Module Instantiation warning at test_program.sv(33): ignored dangling comma in List of Port Connections" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "test_program.sv(39) " "Verilog HDL Module Instantiation warning at test_program.sv(39): ignored dangling comma in List of Port Connections" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_program.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_program.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_program " "Found entity 1: test_program" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "midi.sv(38) " "Verilog HDL information at midi.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/midi.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/midi.sv 3 3 " "Found 3 design units, including 3 entities, in source file output_files/midi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midiReceive " "Found entity 1: midiReceive" {  } { { "output_files/midi.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""} { "Info" "ISGN_ENTITY_NAME" "2 up_counter " "Found entity 2: up_counter" {  } { { "output_files/midi.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""} { "Info" "ISGN_ENTITY_NAME" "3 edge_detect " "Found entity 3: edge_detect" {  } { { "output_files/midi.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file midi_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midi_custom " "Found entity 1: midi_custom" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mod_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mod_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_byte_display " "Found entity 1: mod_byte_display" {  } { { "output_files/mod_byte.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/mod_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mod_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mod_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_7seg " "Found entity 1: mod_7seg" {  } { { "output_files/mod_7seg.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/mod_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/midi_to_freq.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/midi_to_freq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midi_to_freq " "Found entity 1: midi_to_freq" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/leap_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/leap_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leap_in " "Found entity 1: leap_in" {  } { { "output_files/leap_in.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/leap_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685490313712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(23) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.sv" "" { Text "C:/altera/13.1/fj_programs/uart_rx.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(24) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.sv" "" { Text "C:/altera/13.1/fj_programs/uart_rx.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(25) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.sv" "" { Text "C:/altera/13.1/fj_programs/uart_rx.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(26) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.sv" "" { Text "C:/altera/13.1/fj_programs/uart_rx.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(27) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.sv" "" { Text "C:/altera/13.1/fj_programs/uart_rx.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1685490313712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_program " "Elaborating entity \"test_program\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685490313744 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR test_program.sv(4) " "Output port \"LEDR\" at test_program.sv(4) has no driver" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685490313744 "|test_program"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leap_in leap_in:myleap " "Elaborating entity \"leap_in\" for hierarchy \"leap_in:myleap\"" {  } { { "test_program.sv" "myleap" { Text "C:/altera/13.1/fj_programs/test_program.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685490313760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 leap_in.sv(30) " "Verilog HDL assignment warning at leap_in.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "output_files/leap_in.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/leap_in.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685490313760 "|test_program|leap_in:myleap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 leap_in.sv(39) " "Verilog HDL assignment warning at leap_in.sv(39): truncated value with size 32 to match size of target (6)" {  } { { "output_files/leap_in.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/leap_in.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685490313760 "|test_program|leap_in:myleap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 leap_in.sv(44) " "Verilog HDL assignment warning at leap_in.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "output_files/leap_in.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/leap_in.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685490313760 "|test_program|leap_in:myleap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_custom midi_custom:mymidi " "Elaborating entity \"midi_custom\" for hierarchy \"midi_custom:mymidi\"" {  } { { "test_program.sv" "mymidi" { Text "C:/altera/13.1/fj_programs/test_program.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685490313760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 midi_custom.sv(30) " "Verilog HDL assignment warning at midi_custom.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685490313760 "|test_program|midi_custom:mymidi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 midi_custom.sv(39) " "Verilog HDL assignment warning at midi_custom.sv(39): truncated value with size 32 to match size of target (2)" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685490313760 "|test_program|midi_custom:mymidi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 midi_custom.sv(44) " "Verilog HDL assignment warning at midi_custom.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685490313760 "|test_program|midi_custom:mymidi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_to_freq midi_to_freq:get_freq " "Elaborating entity \"midi_to_freq\" for hierarchy \"midi_to_freq:get_freq\"" {  } { { "test_program.sv" "get_freq" { Text "C:/altera/13.1/fj_programs/test_program.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685490313760 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "midi_to_freq.sv(7) " "Verilog HDL Case Statement warning at midi_to_freq.sv(7): incomplete case statement has no default case item" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq midi_to_freq.sv(6) " "Verilog HDL Always Construct warning at midi_to_freq.sv(6): inferring latch(es) for variable \"freq\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[0\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[0\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[1\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[1\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[2\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[2\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[3\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[3\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[4\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[4\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[5\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[5\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[6\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[6\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[7\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[7\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[8\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[8\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[9\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[9\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[10\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[10\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[11\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[11\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[12\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[12\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[13\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[13\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[14\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[14\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[15\] midi_to_freq.sv(6) " "Inferred latch for \"freq\[15\]\" at midi_to_freq.sv(6)" {  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685490313775 "|test_program|midi_to_freq:get_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_byte_display mod_byte_display:u_7seg_0 " "Elaborating entity \"mod_byte_display\" for hierarchy \"mod_byte_display:u_7seg_0\"" {  } { { "test_program.sv" "u_7seg_0" { Text "C:/altera/13.1/fj_programs/test_program.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685490313775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_7seg mod_byte_display:u_7seg_0\|mod_7seg:u_lcd_upper " "Elaborating entity \"mod_7seg\" for hierarchy \"mod_byte_display:u_7seg_0\|mod_7seg:u_lcd_upper\"" {  } { { "output_files/mod_byte.sv" "u_lcd_upper" { Text "C:/altera/13.1/fj_programs/output_files/mod_byte.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685490313775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1685490314482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[0\] " "Latch midi_to_freq:get_freq\|freq\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[1\] " "Latch midi_to_freq:get_freq\|freq\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[2\] " "Latch midi_to_freq:get_freq\|freq\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[3\] " "Latch midi_to_freq:get_freq\|freq\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[4\] " "Latch midi_to_freq:get_freq\|freq\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[5\] " "Latch midi_to_freq:get_freq\|freq\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[6\] " "Latch midi_to_freq:get_freq\|freq\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "midi_to_freq:get_freq\|freq\[7\] " "Latch midi_to_freq:get_freq\|freq\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA midi_custom:mymidi\|out_bytes\[12\] " "Ports D and ENA on the latch are fed by the same signal midi_custom:mymidi\|out_bytes\[12\]" {  } { { "midi_custom.sv" "" { Text "C:/altera/13.1/fj_programs/midi_custom.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685490314498 ""}  } { { "output_files/midi_to_freq.sv" "" { Text "C:/altera/13.1/fj_programs/output_files/midi_to_freq.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685490314498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[8\] VCC " "Pin \"o_freq\[8\]\" is stuck at VCC" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[9\] GND " "Pin \"o_freq\[9\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[10\] GND " "Pin \"o_freq\[10\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[11\] GND " "Pin \"o_freq\[11\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[12\] GND " "Pin \"o_freq\[12\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[13\] GND " "Pin \"o_freq\[13\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[14\] GND " "Pin \"o_freq\[14\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_freq\[15\] GND " "Pin \"o_freq\[15\]\" is stuck at GND" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685490314687 "|test_program|o_freq[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685490314687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685490314828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/fj_programs/output_files/test_program.map.smsg " "Generated suppressed messages file C:/altera/13.1/fj_programs/output_files/test_program.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685490315127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685490315394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315394 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SERIAL_IN " "No output dependent on input pin \"SERIAL_IN\"" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315488 "|test_program|SERIAL_IN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_IO\[0\] " "No output dependent on input pin \"EX_IO\[0\]\"" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315488 "|test_program|EX_IO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_IO\[1\] " "No output dependent on input pin \"EX_IO\[1\]\"" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315488 "|test_program|EX_IO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_IO\[2\] " "No output dependent on input pin \"EX_IO\[2\]\"" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315488 "|test_program|EX_IO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_IO\[3\] " "No output dependent on input pin \"EX_IO\[3\]\"" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315488 "|test_program|EX_IO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_IO\[4\] " "No output dependent on input pin \"EX_IO\[4\]\"" {  } { { "test_program.sv" "" { Text "C:/altera/13.1/fj_programs/test_program.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685490315488 "|test_program|EX_IO[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685490315488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "374 " "Implemented 374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685490315488 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685490315488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685490315488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685490315488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685490315551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 18:45:15 2023 " "Processing ended: Tue May 30 18:45:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685490315551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685490315551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685490315551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685490315551 ""}
