\hypertarget{union__hw__usb__usbtrc0}{}\section{\+\_\+hw\+\_\+usb\+\_\+usbtrc0 Union Reference}
\label{union__hw__usb__usbtrc0}\index{\+\_\+hw\+\_\+usb\+\_\+usbtrc0@{\+\_\+hw\+\_\+usb\+\_\+usbtrc0}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+U\+S\+B\+T\+R\+C0 -\/ U\+SB Transceiver Control register 0 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__usbtrc0_1_1__hw__usb__usbtrc0__bitfields}{\+\_\+hw\+\_\+usb\+\_\+usbtrc0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__usbtrc0_a8fd48fd83b4f0e3ac157ea447ce78806}{}\label{union__hw__usb__usbtrc0_a8fd48fd83b4f0e3ac157ea447ce78806}

\item 
struct \hyperlink{struct__hw__usb__usbtrc0_1_1__hw__usb__usbtrc0__bitfields}{\+\_\+hw\+\_\+usb\+\_\+usbtrc0\+::\+\_\+hw\+\_\+usb\+\_\+usbtrc0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__usbtrc0_a565727bc4e9267990b054bacca6c5748}{}\label{union__hw__usb__usbtrc0_a565727bc4e9267990b054bacca6c5748}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+U\+S\+B\+T\+R\+C0 -\/ U\+SB Transceiver Control register 0 (RW) 

Reset value\+: 0x00U

Includes signals for basic operation of the on-\/chip U\+SB Full Speed transceiver and configuration of the U\+SB data connection that are not otherwise included in the U\+SB Full Speed controller registers. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
