var pipelineJSON={};
var treeJSON={"nodes":[{"name":"hello_world", "id":1875639576, "type":"kernel", "children":[{"name":"hello_world.B0", "id":1875647616, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"1875647616":{"nodes":[{"name":"id", "id":1877427952, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'id\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1880202112, "start":"1.00", "end":"3.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/hello_world/device/hello_world.cl", "line":29}]], "type":"inst"}, {"name":"Compare", "id":1880672832, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/hello_world/device/hello_world.cl", "line":27}]], "type":"inst"}, {"name":"thread_id_from_which_to_print_message", "id":1880928400, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'thread_id_from_which_to_print_message\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"thread_id_from_which_to_print_message", "id":1880936944, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'thread_id_from_which_to_print_message\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":1877427952, "to":1880202112, "details":[{"type":"table", "Width":"64"}]}, {"from":1880672832, "to":1880202112, "details":[{"type":"table", "Width":"1"}]}, {"from":1880928400, "to":1880202112, "details":[{"type":"table", "Width":"32"}]}, {"from":1880936944, "to":1880672832, "details":[{"type":"table", "Width":"32"}]}]}};
var scheduleJSON={"1875639576":{"nodes":[{"name":"hello_world.B0", "id":1875647616, "start":"0", "end":"3", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"thread_id_from_which_to_print_message", "id":1880936944, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'thread_id_from_which_to_print_message\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1880672832, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/hello_world/device/hello_world.cl", "line":27}]], "type":"inst"}, {"name":"thread_id_from_which_to_print_message", "id":1880928400, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'thread_id_from_which_to_print_message\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"id", "id":1877427952, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'id\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1880202112, "start":"1", "end":"3", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/hello_world/device/hello_world.cl", "line":29}]], "type":"inst"}]}], "links":[{"from":1877427952, "to":1880202112}, {"from":1880928400, "to":1880202112}, {"from":1880672832, "to":1880202112}, {"from":1880936944, "to":1880672832}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":7, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":8, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/hello_world/device/hello_world.cl", "line":29}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":5, "to":2}, {"from":8, "to":6}]};
