<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelect.h' l='46' type='void llvm::InstructionSelect::InstructionSelect()'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='57' type='void llvm::InstructionSelect::InstructionSelect()'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='587' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1113' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='490' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='338' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='571' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='177' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig26addGlobalInstructionSelectEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='467' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig26addGlobalInstructionSelectEv'/>
