<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: empty string test
should_fail: 0
tags: 11.10.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-11
top_module: 
files: <a href="../../../tests/chapter-11/11.10.3--empty_string.sv.html" target="file-frame">tests/chapter-11/11.10.3--empty_string.sv</a>
time_elapsed: 0.094s
</pre>
<pre>

%Warning-WIDTH: <a href="../../../tests/chapter-11/11.10.3--empty_string.sv.html#l-12" target="file-frame">tests/chapter-11/11.10.3--empty_string.sv:12</a>: Operator ASSIGN expects 112 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?1?h0&#39; generates 1 bits.
                                                                                                  : ... In instance top
 a = &#34;&#34;;
   ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.

</pre>
</body>