<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_ASR_010</h1></br><li>7.9.1.4 SYR_ASR_010</br></li><li>7.9.1.4.1 Description</br></li><li>7.9.1.4.1.0-1 Brief description: Since CCU used multicore hardware, a method for inter-core-communication must be implemente. This includes EFFICIENT/FAIL_SAFE exchange of information between n-cores. </br></li><li>7.9.1.4.1.0-2 Preconditions:multicore system is running</br></li><li>7.9.1.4.1.0-3 Trigger: component on CORE-A has need to send information to CORE-B</br></li><li>7.9.1.4.1.0-4 Input data: information to be transfered</br></li><li>7.9.1.4.1.0-5 Description of behaviour: the sending component supplies data and target to inter-core-communication-component (ICCC). The ICCC will transfer the data to target-CORE in efficient/fail-safe way. In case of any fail, the ICCC will generate notification of fail</br></li><li>7.9.1.4.1.0-6 Timing Requirements: tansfer shall happen as fast as possible without corelation to any other paralell transfers</br></li><li>7.9.1.4.1.0-7 Output data: data will be issued to receiving component</br></li><li>7.9.1.4.1.0-8 Postconditions: transmission was successfull OR failure-indicate was generated</br></li><li>7.9.1.4.1.0-9 Descriptions of exceptions: none</br></li><li>7.9.1.4.1.0-10 Dependencies and interactions: none</br></li><li>7.9.1.4.2 Differences to CRS</br></li><li>7.9.1.4.2.0-1 none</br></li><li>7.9.1.4.3 Questions and Answers</br></li><li>7.9.1.4.3.0-1 none</br></li>