// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/27/2024 14:47:19"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU2 (
	clk,
	res,
	Reg1,
	Reg2,
	opcode,
	neg1,
	neg2,
	out1,
	out2);
input 	clk;
input 	res;
input 	[7:0] Reg1;
input 	[7:0] Reg2;
input 	[15:0] opcode;
output 	neg1;
output 	neg2;
output 	[3:0] out1;
output 	[3:0] out2;

// Design Ports Information
// neg1	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[0]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[1]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[2]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[3]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[0]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[1]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[2]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[3]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[8]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[9]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[10]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[11]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[12]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[13]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[14]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[15]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[5]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[7]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[6]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[3]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[3]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[5]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[7]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[2]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[2]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[1]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[1]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[0]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[0]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[5]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[4]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[7]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[6]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg2[6]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg1[4]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// res	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add1~6_combout ;
wire \Add0~5 ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Equal0~0_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Selector4~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal2~0_combout ;
wire \Equal5~3_combout ;
wire \Selector0~3_combout ;
wire \Selector7~5_combout ;
wire \Selector6~4_combout ;
wire \Selector6~7_combout ;
wire \Selector6~8_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~6_combout ;
wire \Selector2~3_combout ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \Selector2~6_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \Selector6~11_combout ;
wire \clk~combout ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~14_combout ;
wire \Selector4~4_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Selector4~3_combout ;
wire \Selector4~5_combout ;
wire \Equal1~3_combout ;
wire \Selector4~1_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Equal4~2_combout ;
wire \Equal4~3_combout ;
wire \Selector4~2_combout ;
wire \Selector4~6_combout ;
wire \res~combout ;
wire \res~clkctrl_outclk ;
wire \Selector0~2_combout ;
wire \Result~0_combout ;
wire \Equal6~0_combout ;
wire \Selector0~0_combout ;
wire \Equal5~0_combout ;
wire \Equal0~1_combout ;
wire \Equal5~1_combout ;
wire \Equal5~2_combout ;
wire \Equal7~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~4_combout ;
wire \Equal1~4_combout ;
wire \Equal3~2_combout ;
wire \Selector7~2_combout ;
wire \Selector7~3_combout ;
wire \Add1~0_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector4~7_combout ;
wire \Selector7~4_combout ;
wire \Selector7~6_combout ;
wire \Selector6~3_combout ;
wire \Equal0~4_combout ;
wire \Add0~0_combout ;
wire \Selector6~5_combout ;
wire \Selector6~6_combout ;
wire \Selector6~9_combout ;
wire \Add1~2_combout ;
wire \Selector6~2_combout ;
wire \Selector6~10_combout ;
wire \Selector5~1_combout ;
wire \Equal3~3_combout ;
wire \Selector5~4_combout ;
wire \Add0~2_combout ;
wire \Selector5~3_combout ;
wire \Selector5~5_combout ;
wire \Selector5~0_combout ;
wire \Add2~0_combout ;
wire \Selector5~2_combout ;
wire \Selector5~6_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Selector3~2_combout ;
wire \Selector3~7_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Selector2~2_combout ;
wire \Selector2~7_combout ;
wire \Selector1~6_combout ;
wire [7:0] \Reg2~combout ;
wire [15:0] \opcode~combout ;
wire [7:0] Result;
wire [7:0] \Reg1~combout ;


// Location: LCCOMB_X63_Y28_N6
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Reg1~combout [3] & ((\Reg2~combout [3] & (\Add1~5  & VCC)) # (!\Reg2~combout [3] & (!\Add1~5 )))) # (!\Reg1~combout [3] & ((\Reg2~combout [3] & (!\Add1~5 )) # (!\Reg2~combout [3] & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\Reg1~combout [3] & (!\Reg2~combout [3] & !\Add1~5 )) # (!\Reg1~combout [3] & ((!\Add1~5 ) # (!\Reg2~combout [3]))))

	.dataa(\Reg1~combout [3]),
	.datab(\Reg2~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N16
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\Reg1~combout [3] & (\Add0~3  $ (GND))) # (!\Reg1~combout [3] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\Reg1~combout [3] & !\Add0~3 ))

	.dataa(vcc),
	.datab(\Reg1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\Reg1~combout [4] $ (\Reg2~combout [4] $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\Reg1~combout [4] & ((\Reg2~combout [4]) # (!\Add1~7 ))) # (!\Reg1~combout [4] & (\Reg2~combout [4] & !\Add1~7 )))

	.dataa(\Reg1~combout [4]),
	.datab(\Reg2~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Reg2~combout [5] & ((\Reg1~combout [5] & (\Add1~9  & VCC)) # (!\Reg1~combout [5] & (!\Add1~9 )))) # (!\Reg2~combout [5] & ((\Reg1~combout [5] & (!\Add1~9 )) # (!\Reg1~combout [5] & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((\Reg2~combout [5] & (!\Reg1~combout [5] & !\Add1~9 )) # (!\Reg2~combout [5] & ((!\Add1~9 ) # (!\Reg1~combout [5]))))

	.dataa(\Reg2~combout [5]),
	.datab(\Reg1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\Reg1~combout [6] $ (\Reg2~combout [6] $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\Reg1~combout [6] & ((\Reg2~combout [6]) # (!\Add1~11 ))) # (!\Reg1~combout [6] & (\Reg2~combout [6] & !\Add1~11 )))

	.dataa(\Reg1~combout [6]),
	.datab(\Reg2~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Reg2~combout [7] $ (\Add1~13  $ (\Reg1~combout [7]))

	.dataa(\Reg2~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg1~combout [7]),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA55A;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add1~10_combout  & (\Add2~5  & VCC)) # (!\Add1~10_combout  & (!\Add2~5 ))
// \Add2~7  = CARRY((!\Add1~10_combout  & !\Add2~5 ))

	.dataa(\Add1~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hA505;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\Add1~12_combout  & ((GND) # (!\Add2~7 ))) # (!\Add1~12_combout  & (\Add2~7  $ (GND)))
// \Add2~9  = CARRY((\Add1~12_combout ) # (!\Add2~7 ))

	.dataa(\Add1~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h5AAF;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = \Add1~14_combout  $ (!\Add2~9 )

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hC3C3;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N18
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\Reg1~combout [4] & (!\Add0~5 )) # (!\Reg1~combout [4] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\Reg1~combout [4]))

	.dataa(\Reg1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N20
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\Reg1~combout [5] & (\Add0~7  $ (GND))) # (!\Reg1~combout [5] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\Reg1~combout [5] & !\Add0~7 ))

	.dataa(vcc),
	.datab(\Reg1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N22
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\Reg1~combout [6] & (!\Add0~9 )) # (!\Reg1~combout [6] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\Reg1~combout [6]))

	.dataa(\Reg1~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N24
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = \Add0~11  $ (!\Reg1~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg1~combout [7]),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hF00F;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\opcode~combout [11] & (!\opcode~combout [10] & (!\opcode~combout [8] & !\opcode~combout [9])))

	.dataa(\opcode~combout [11]),
	.datab(\opcode~combout [10]),
	.datac(\opcode~combout [8]),
	.datad(\opcode~combout [9]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\opcode~combout [0] & (!\opcode~combout [5] & (!\opcode~combout [2] & !\opcode~combout [7])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [2]),
	.datad(\opcode~combout [7]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\opcode~combout [4] & !\opcode~combout [3])

	.dataa(vcc),
	.datab(\opcode~combout [4]),
	.datac(vcc),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0033;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (\Equal1~0_combout  & \Equal1~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h8000;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N10
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Equal6~0_combout  & (\Reg1~combout [3] $ (\Reg2~combout [3])))

	.dataa(vcc),
	.datab(\Reg1~combout [3]),
	.datac(\Reg2~combout [3]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h3C00;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N6
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\opcode~combout [7] & (!\opcode~combout [4] & (!\opcode~combout [5] & !\opcode~combout [3])))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [4]),
	.datac(\opcode~combout [5]),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~0_combout  & (\Equal5~0_combout  & (\Equal0~1_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\Equal0~3_combout  & (\opcode~combout [2] & !\opcode~combout [0]))

	.dataa(\Equal0~3_combout ),
	.datab(vcc),
	.datac(\opcode~combout [2]),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h00A0;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N22
cycloneii_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (!\opcode~combout [7] & (\opcode~combout [5] & \Equal5~2_combout ))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [5]),
	.datac(\Equal5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = 16'h4040;
defparam \Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Equal0~3_combout  & ((\opcode~combout [2] & ((!\opcode~combout [0]))) # (!\opcode~combout [2] & (\Add0~12_combout  & \opcode~combout [0]))))

	.dataa(\Equal0~3_combout ),
	.datab(\Add0~12_combout ),
	.datac(\opcode~combout [2]),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'h08A0;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneii_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = (\Equal2~0_combout  & ((\Reg1~combout [4]) # ((\Equal0~4_combout  & \Reg1~combout [0])))) # (!\Equal2~0_combout  & (\Equal0~4_combout  & ((\Reg1~combout [0]))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Reg1~combout [4]),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~5 .lut_mask = 16'hECA0;
defparam \Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N12
cycloneii_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\Equal1~3_combout  & ((\Reg2~combout [3]) # ((\Equal5~3_combout  & \Reg2~combout [6])))) # (!\Equal1~3_combout  & (\Equal5~3_combout  & (\Reg2~combout [6])))

	.dataa(\Equal1~3_combout ),
	.datab(\Equal5~3_combout ),
	.datac(\Reg2~combout [6]),
	.datad(\Reg2~combout [3]),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hEAC0;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \Selector6~7 (
// Equation(s):
// \Selector6~7_combout  = (!\opcode~combout [0] & (\opcode~combout [2] & \Reg1~combout [5]))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [2]),
	.datac(\Reg1~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~7 .lut_mask = 16'h4040;
defparam \Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \Selector6~8 (
// Equation(s):
// \Selector6~8_combout  = (\Equal0~3_combout  & ((\Selector6~7_combout ) # ((\Selector6~11_combout  & \Equal1~4_combout )))) # (!\Equal0~3_combout  & (((\Selector6~11_combout  & \Equal1~4_combout ))))

	.dataa(\Equal0~3_combout ),
	.datab(\Selector6~7_combout ),
	.datac(\Selector6~11_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~8 .lut_mask = 16'hF888;
defparam \Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\LessThan0~14_combout  & (\Reg1~combout [4])) # (!\LessThan0~14_combout  & ((\Reg2~combout [4])))

	.dataa(\Reg1~combout [4]),
	.datab(vcc),
	.datac(\Reg2~combout [4]),
	.datad(\LessThan0~14_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hAAF0;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Equal1~4_combout  & (\Equal5~0_combout  & (\Equal3~2_combout  & \Selector3~3_combout )))

	.dataa(\Equal1~4_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\Selector3~3_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'h8000;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Equal0~3_combout  & ((\opcode~combout [2] & ((!\opcode~combout [0]))) # (!\opcode~combout [2] & (\Add0~6_combout  & \opcode~combout [0]))))

	.dataa(\Equal0~3_combout ),
	.datab(\Add0~6_combout ),
	.datac(\opcode~combout [2]),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'h08A0;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\Selector3~5_combout ) # ((\Selector3~4_combout ) # ((\Equal4~3_combout  & \Reg1~combout [6])))

	.dataa(\Selector3~5_combout ),
	.datab(\Selector3~4_combout ),
	.datac(\Equal4~3_combout ),
	.datad(\Reg1~combout [6]),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hFEEE;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N6
cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\LessThan0~14_combout  & ((\Reg1~combout [5]))) # (!\LessThan0~14_combout  & (\Reg2~combout [5]))

	.dataa(vcc),
	.datab(\LessThan0~14_combout ),
	.datac(\Reg2~combout [5]),
	.datad(\Reg1~combout [5]),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hFC30;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Selector2~3_combout  & (\Equal5~0_combout  & (\Equal3~2_combout  & \Equal1~4_combout )))

	.dataa(\Selector2~3_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'h8000;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\Equal0~3_combout  & ((\opcode~combout [2] & ((!\opcode~combout [0]))) # (!\opcode~combout [2] & (\Add0~8_combout  & \opcode~combout [0]))))

	.dataa(\Equal0~3_combout ),
	.datab(\opcode~combout [2]),
	.datac(\Add0~8_combout ),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'h2088;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N30
cycloneii_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\Selector2~4_combout ) # ((\Selector2~5_combout ) # ((\Equal4~3_combout  & \Reg1~combout [7])))

	.dataa(\Selector2~4_combout ),
	.datab(\Equal4~3_combout ),
	.datac(\Selector2~5_combout ),
	.datad(\Reg1~combout [7]),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hFEFA;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Add2~8_combout  & ((\Equal7~0_combout ) # ((\Selector4~7_combout  & \Reg2~combout [6])))) # (!\Add2~8_combout  & (\Selector4~7_combout  & ((\Reg2~combout [6]))))

	.dataa(\Add2~8_combout ),
	.datab(\Selector4~7_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\Reg2~combout [6]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hECA0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Reg1~combout [6] & \Equal3~2_combout )

	.dataa(\Reg1~combout [6]),
	.datab(vcc),
	.datac(\Equal3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hA0A0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Selector1~1_combout  & (\Equal5~0_combout  & (\Equal1~4_combout  & \LessThan0~14_combout )))

	.dataa(\Selector1~1_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\LessThan0~14_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'h8000;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Equal0~3_combout  & ((\opcode~combout [2] & ((!\opcode~combout [0]))) # (!\opcode~combout [2] & (\Add0~10_combout  & \opcode~combout [0]))))

	.dataa(\Equal0~3_combout ),
	.datab(\opcode~combout [2]),
	.datac(\Add0~10_combout ),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'h2088;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Selector1~3_combout ) # ((\Selector1~2_combout ) # ((\Equal4~3_combout  & \Reg1~combout [0])))

	.dataa(\Selector1~3_combout ),
	.datab(\Equal4~3_combout ),
	.datac(\Selector1~2_combout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hFEFA;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector1~4_combout ) # ((\Selector1~0_combout ) # ((\Equal5~3_combout  & \Reg2~combout [1])))

	.dataa(\Selector1~4_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\Equal5~3_combout ),
	.datad(\Reg2~combout [1]),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hFEEE;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneii_lcell_comb \Selector6~11 (
// Equation(s):
// \Selector6~11_combout  = (\Reg1~combout [3] & (!\opcode~combout [1] & (!\opcode~combout [6] & \Equal4~2_combout )))

	.dataa(\Reg1~combout [3]),
	.datab(\opcode~combout [1]),
	.datac(\opcode~combout [6]),
	.datad(\Equal4~2_combout ),
	.cin(gnd),
	.combout(\Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~11 .lut_mask = 16'h0200;
defparam \Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[8]));
// synopsys translate_off
defparam \opcode[8]~I .input_async_reset = "none";
defparam \opcode[8]~I .input_power_up = "low";
defparam \opcode[8]~I .input_register_mode = "none";
defparam \opcode[8]~I .input_sync_reset = "none";
defparam \opcode[8]~I .oe_async_reset = "none";
defparam \opcode[8]~I .oe_power_up = "low";
defparam \opcode[8]~I .oe_register_mode = "none";
defparam \opcode[8]~I .oe_sync_reset = "none";
defparam \opcode[8]~I .operation_mode = "input";
defparam \opcode[8]~I .output_async_reset = "none";
defparam \opcode[8]~I .output_power_up = "low";
defparam \opcode[8]~I .output_register_mode = "none";
defparam \opcode[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[9]));
// synopsys translate_off
defparam \opcode[9]~I .input_async_reset = "none";
defparam \opcode[9]~I .input_power_up = "low";
defparam \opcode[9]~I .input_register_mode = "none";
defparam \opcode[9]~I .input_sync_reset = "none";
defparam \opcode[9]~I .oe_async_reset = "none";
defparam \opcode[9]~I .oe_power_up = "low";
defparam \opcode[9]~I .oe_register_mode = "none";
defparam \opcode[9]~I .oe_sync_reset = "none";
defparam \opcode[9]~I .operation_mode = "input";
defparam \opcode[9]~I .output_async_reset = "none";
defparam \opcode[9]~I .output_power_up = "low";
defparam \opcode[9]~I .output_register_mode = "none";
defparam \opcode[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[10]));
// synopsys translate_off
defparam \opcode[10]~I .input_async_reset = "none";
defparam \opcode[10]~I .input_power_up = "low";
defparam \opcode[10]~I .input_register_mode = "none";
defparam \opcode[10]~I .input_sync_reset = "none";
defparam \opcode[10]~I .oe_async_reset = "none";
defparam \opcode[10]~I .oe_power_up = "low";
defparam \opcode[10]~I .oe_register_mode = "none";
defparam \opcode[10]~I .oe_sync_reset = "none";
defparam \opcode[10]~I .operation_mode = "input";
defparam \opcode[10]~I .output_async_reset = "none";
defparam \opcode[10]~I .output_power_up = "low";
defparam \opcode[10]~I .output_register_mode = "none";
defparam \opcode[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[11]));
// synopsys translate_off
defparam \opcode[11]~I .input_async_reset = "none";
defparam \opcode[11]~I .input_power_up = "low";
defparam \opcode[11]~I .input_register_mode = "none";
defparam \opcode[11]~I .input_sync_reset = "none";
defparam \opcode[11]~I .oe_async_reset = "none";
defparam \opcode[11]~I .oe_power_up = "low";
defparam \opcode[11]~I .oe_register_mode = "none";
defparam \opcode[11]~I .oe_sync_reset = "none";
defparam \opcode[11]~I .operation_mode = "input";
defparam \opcode[11]~I .output_async_reset = "none";
defparam \opcode[11]~I .output_power_up = "low";
defparam \opcode[11]~I .output_register_mode = "none";
defparam \opcode[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[15]));
// synopsys translate_off
defparam \opcode[15]~I .input_async_reset = "none";
defparam \opcode[15]~I .input_power_up = "low";
defparam \opcode[15]~I .input_register_mode = "none";
defparam \opcode[15]~I .input_sync_reset = "none";
defparam \opcode[15]~I .oe_async_reset = "none";
defparam \opcode[15]~I .oe_power_up = "low";
defparam \opcode[15]~I .oe_register_mode = "none";
defparam \opcode[15]~I .oe_sync_reset = "none";
defparam \opcode[15]~I .operation_mode = "input";
defparam \opcode[15]~I .output_async_reset = "none";
defparam \opcode[15]~I .output_power_up = "low";
defparam \opcode[15]~I .output_register_mode = "none";
defparam \opcode[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[7]));
// synopsys translate_off
defparam \Reg2[7]~I .input_async_reset = "none";
defparam \Reg2[7]~I .input_power_up = "low";
defparam \Reg2[7]~I .input_register_mode = "none";
defparam \Reg2[7]~I .input_sync_reset = "none";
defparam \Reg2[7]~I .oe_async_reset = "none";
defparam \Reg2[7]~I .oe_power_up = "low";
defparam \Reg2[7]~I .oe_register_mode = "none";
defparam \Reg2[7]~I .oe_sync_reset = "none";
defparam \Reg2[7]~I .operation_mode = "input";
defparam \Reg2[7]~I .output_async_reset = "none";
defparam \Reg2[7]~I .output_power_up = "low";
defparam \Reg2[7]~I .output_register_mode = "none";
defparam \Reg2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[7]));
// synopsys translate_off
defparam \Reg1[7]~I .input_async_reset = "none";
defparam \Reg1[7]~I .input_power_up = "low";
defparam \Reg1[7]~I .input_register_mode = "none";
defparam \Reg1[7]~I .input_sync_reset = "none";
defparam \Reg1[7]~I .oe_async_reset = "none";
defparam \Reg1[7]~I .oe_power_up = "low";
defparam \Reg1[7]~I .oe_register_mode = "none";
defparam \Reg1[7]~I .oe_sync_reset = "none";
defparam \Reg1[7]~I .operation_mode = "input";
defparam \Reg1[7]~I .output_async_reset = "none";
defparam \Reg1[7]~I .output_power_up = "low";
defparam \Reg1[7]~I .output_register_mode = "none";
defparam \Reg1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[6]));
// synopsys translate_off
defparam \Reg1[6]~I .input_async_reset = "none";
defparam \Reg1[6]~I .input_power_up = "low";
defparam \Reg1[6]~I .input_register_mode = "none";
defparam \Reg1[6]~I .input_sync_reset = "none";
defparam \Reg1[6]~I .oe_async_reset = "none";
defparam \Reg1[6]~I .oe_power_up = "low";
defparam \Reg1[6]~I .oe_register_mode = "none";
defparam \Reg1[6]~I .oe_sync_reset = "none";
defparam \Reg1[6]~I .operation_mode = "input";
defparam \Reg1[6]~I .output_async_reset = "none";
defparam \Reg1[6]~I .output_power_up = "low";
defparam \Reg1[6]~I .output_register_mode = "none";
defparam \Reg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[5]));
// synopsys translate_off
defparam \Reg1[5]~I .input_async_reset = "none";
defparam \Reg1[5]~I .input_power_up = "low";
defparam \Reg1[5]~I .input_register_mode = "none";
defparam \Reg1[5]~I .input_sync_reset = "none";
defparam \Reg1[5]~I .oe_async_reset = "none";
defparam \Reg1[5]~I .oe_power_up = "low";
defparam \Reg1[5]~I .oe_register_mode = "none";
defparam \Reg1[5]~I .oe_sync_reset = "none";
defparam \Reg1[5]~I .operation_mode = "input";
defparam \Reg1[5]~I .output_async_reset = "none";
defparam \Reg1[5]~I .output_power_up = "low";
defparam \Reg1[5]~I .output_register_mode = "none";
defparam \Reg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[4]));
// synopsys translate_off
defparam \Reg1[4]~I .input_async_reset = "none";
defparam \Reg1[4]~I .input_power_up = "low";
defparam \Reg1[4]~I .input_register_mode = "none";
defparam \Reg1[4]~I .input_sync_reset = "none";
defparam \Reg1[4]~I .oe_async_reset = "none";
defparam \Reg1[4]~I .oe_power_up = "low";
defparam \Reg1[4]~I .oe_register_mode = "none";
defparam \Reg1[4]~I .oe_sync_reset = "none";
defparam \Reg1[4]~I .operation_mode = "input";
defparam \Reg1[4]~I .output_async_reset = "none";
defparam \Reg1[4]~I .output_power_up = "low";
defparam \Reg1[4]~I .output_register_mode = "none";
defparam \Reg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[3]));
// synopsys translate_off
defparam \Reg1[3]~I .input_async_reset = "none";
defparam \Reg1[3]~I .input_power_up = "low";
defparam \Reg1[3]~I .input_register_mode = "none";
defparam \Reg1[3]~I .input_sync_reset = "none";
defparam \Reg1[3]~I .oe_async_reset = "none";
defparam \Reg1[3]~I .oe_power_up = "low";
defparam \Reg1[3]~I .oe_register_mode = "none";
defparam \Reg1[3]~I .oe_sync_reset = "none";
defparam \Reg1[3]~I .operation_mode = "input";
defparam \Reg1[3]~I .output_async_reset = "none";
defparam \Reg1[3]~I .output_power_up = "low";
defparam \Reg1[3]~I .output_register_mode = "none";
defparam \Reg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[2]));
// synopsys translate_off
defparam \Reg1[2]~I .input_async_reset = "none";
defparam \Reg1[2]~I .input_power_up = "low";
defparam \Reg1[2]~I .input_register_mode = "none";
defparam \Reg1[2]~I .input_sync_reset = "none";
defparam \Reg1[2]~I .oe_async_reset = "none";
defparam \Reg1[2]~I .oe_power_up = "low";
defparam \Reg1[2]~I .oe_register_mode = "none";
defparam \Reg1[2]~I .oe_sync_reset = "none";
defparam \Reg1[2]~I .operation_mode = "input";
defparam \Reg1[2]~I .output_async_reset = "none";
defparam \Reg1[2]~I .output_power_up = "low";
defparam \Reg1[2]~I .output_register_mode = "none";
defparam \Reg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[1]));
// synopsys translate_off
defparam \Reg2[1]~I .input_async_reset = "none";
defparam \Reg2[1]~I .input_power_up = "low";
defparam \Reg2[1]~I .input_register_mode = "none";
defparam \Reg2[1]~I .input_sync_reset = "none";
defparam \Reg2[1]~I .oe_async_reset = "none";
defparam \Reg2[1]~I .oe_power_up = "low";
defparam \Reg2[1]~I .oe_register_mode = "none";
defparam \Reg2[1]~I .oe_sync_reset = "none";
defparam \Reg2[1]~I .operation_mode = "input";
defparam \Reg2[1]~I .output_async_reset = "none";
defparam \Reg2[1]~I .output_power_up = "low";
defparam \Reg2[1]~I .output_register_mode = "none";
defparam \Reg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[0]));
// synopsys translate_off
defparam \Reg1[0]~I .input_async_reset = "none";
defparam \Reg1[0]~I .input_power_up = "low";
defparam \Reg1[0]~I .input_register_mode = "none";
defparam \Reg1[0]~I .input_sync_reset = "none";
defparam \Reg1[0]~I .oe_async_reset = "none";
defparam \Reg1[0]~I .oe_power_up = "low";
defparam \Reg1[0]~I .oe_register_mode = "none";
defparam \Reg1[0]~I .oe_sync_reset = "none";
defparam \Reg1[0]~I .operation_mode = "input";
defparam \Reg1[0]~I .output_async_reset = "none";
defparam \Reg1[0]~I .output_power_up = "low";
defparam \Reg1[0]~I .output_register_mode = "none";
defparam \Reg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N6
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((\Reg2~combout [0] & !\Reg1~combout [0]))

	.dataa(\Reg2~combout [0]),
	.datab(\Reg1~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0022;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N8
cycloneii_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((\Reg1~combout [1] & ((!\LessThan0~1_cout ) # (!\Reg2~combout [1]))) # (!\Reg1~combout [1] & (!\Reg2~combout [1] & !\LessThan0~1_cout )))

	.dataa(\Reg1~combout [1]),
	.datab(\Reg2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h002B;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N10
cycloneii_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\Reg2~combout [2] & ((!\LessThan0~3_cout ) # (!\Reg1~combout [2]))) # (!\Reg2~combout [2] & (!\Reg1~combout [2] & !\LessThan0~3_cout )))

	.dataa(\Reg2~combout [2]),
	.datab(\Reg1~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h002B;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N12
cycloneii_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\Reg2~combout [3] & (\Reg1~combout [3] & !\LessThan0~5_cout )) # (!\Reg2~combout [3] & ((\Reg1~combout [3]) # (!\LessThan0~5_cout ))))

	.dataa(\Reg2~combout [3]),
	.datab(\Reg1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h004D;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N14
cycloneii_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((\Reg2~combout [4] & ((!\LessThan0~7_cout ) # (!\Reg1~combout [4]))) # (!\Reg2~combout [4] & (!\Reg1~combout [4] & !\LessThan0~7_cout )))

	.dataa(\Reg2~combout [4]),
	.datab(\Reg1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h002B;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N16
cycloneii_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\Reg2~combout [5] & (\Reg1~combout [5] & !\LessThan0~9_cout )) # (!\Reg2~combout [5] & ((\Reg1~combout [5]) # (!\LessThan0~9_cout ))))

	.dataa(\Reg2~combout [5]),
	.datab(\Reg1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h004D;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N18
cycloneii_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\Reg2~combout [6] & ((!\LessThan0~11_cout ) # (!\Reg1~combout [6]))) # (!\Reg2~combout [6] & (!\Reg1~combout [6] & !\LessThan0~11_cout )))

	.dataa(\Reg2~combout [6]),
	.datab(\Reg1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h002B;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N20
cycloneii_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (\Reg2~combout [7] & ((\LessThan0~13_cout ) # (!\Reg1~combout [7]))) # (!\Reg2~combout [7] & (\LessThan0~13_cout  & !\Reg1~combout [7]))

	.dataa(vcc),
	.datab(\Reg2~combout [7]),
	.datac(vcc),
	.datad(\Reg1~combout [7]),
	.cin(\LessThan0~13_cout ),
	.combout(\LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = 16'hC0FC;
defparam \LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[3]));
// synopsys translate_off
defparam \Reg2[3]~I .input_async_reset = "none";
defparam \Reg2[3]~I .input_power_up = "low";
defparam \Reg2[3]~I .input_register_mode = "none";
defparam \Reg2[3]~I .input_sync_reset = "none";
defparam \Reg2[3]~I .oe_async_reset = "none";
defparam \Reg2[3]~I .oe_power_up = "low";
defparam \Reg2[3]~I .oe_register_mode = "none";
defparam \Reg2[3]~I .oe_sync_reset = "none";
defparam \Reg2[3]~I .operation_mode = "input";
defparam \Reg2[3]~I .output_async_reset = "none";
defparam \Reg2[3]~I .output_power_up = "low";
defparam \Reg2[3]~I .output_register_mode = "none";
defparam \Reg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N30
cycloneii_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\Equal3~3_combout  & ((\LessThan0~14_combout  & ((\Reg1~combout [3]))) # (!\LessThan0~14_combout  & (\Reg2~combout [3]))))

	.dataa(\Equal3~3_combout ),
	.datab(\LessThan0~14_combout ),
	.datac(\Reg2~combout [3]),
	.datad(\Reg1~combout [3]),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hA820;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N12
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \Reg1~combout [1] $ (VCC)
// \Add0~1  = CARRY(\Reg1~combout [1])

	.dataa(\Reg1~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N14
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\Reg1~combout [2] & (!\Add0~1 )) # (!\Reg1~combout [2] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\Reg1~combout [2]))

	.dataa(vcc),
	.datab(\Reg1~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "input";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[7]));
// synopsys translate_off
defparam \opcode[7]~I .input_async_reset = "none";
defparam \opcode[7]~I .input_power_up = "low";
defparam \opcode[7]~I .input_register_mode = "none";
defparam \opcode[7]~I .input_sync_reset = "none";
defparam \opcode[7]~I .oe_async_reset = "none";
defparam \opcode[7]~I .oe_power_up = "low";
defparam \opcode[7]~I .oe_register_mode = "none";
defparam \opcode[7]~I .oe_sync_reset = "none";
defparam \opcode[7]~I .operation_mode = "input";
defparam \opcode[7]~I .output_async_reset = "none";
defparam \opcode[7]~I .output_power_up = "low";
defparam \opcode[7]~I .output_register_mode = "none";
defparam \opcode[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[4]));
// synopsys translate_off
defparam \Reg2[4]~I .input_async_reset = "none";
defparam \Reg2[4]~I .input_power_up = "low";
defparam \Reg2[4]~I .input_register_mode = "none";
defparam \Reg2[4]~I .input_sync_reset = "none";
defparam \Reg2[4]~I .oe_async_reset = "none";
defparam \Reg2[4]~I .oe_power_up = "low";
defparam \Reg2[4]~I .oe_register_mode = "none";
defparam \Reg2[4]~I .oe_sync_reset = "none";
defparam \Reg2[4]~I .operation_mode = "input";
defparam \Reg2[4]~I .output_async_reset = "none";
defparam \Reg2[4]~I .output_power_up = "low";
defparam \Reg2[4]~I .output_register_mode = "none";
defparam \Reg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N26
cycloneii_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\Equal5~2_combout  & (\opcode~combout [5] & (!\opcode~combout [7] & \Reg2~combout [4])))

	.dataa(\Equal5~2_combout ),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\Reg2~combout [4]),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'h0800;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N8
cycloneii_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (\Selector4~4_combout ) # ((\Selector4~3_combout ) # ((\Equal0~4_combout  & \Add0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Selector4~4_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Selector4~3_combout ),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'hFFEC;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[5]));
// synopsys translate_off
defparam \Reg2[5]~I .input_async_reset = "none";
defparam \Reg2[5]~I .input_power_up = "low";
defparam \Reg2[5]~I .input_register_mode = "none";
defparam \Reg2[5]~I .input_sync_reset = "none";
defparam \Reg2[5]~I .oe_async_reset = "none";
defparam \Reg2[5]~I .oe_power_up = "low";
defparam \Reg2[5]~I .oe_register_mode = "none";
defparam \Reg2[5]~I .oe_sync_reset = "none";
defparam \Reg2[5]~I .operation_mode = "input";
defparam \Reg2[5]~I .output_async_reset = "none";
defparam \Reg2[5]~I .output_power_up = "low";
defparam \Reg2[5]~I .output_register_mode = "none";
defparam \Reg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[6]));
// synopsys translate_off
defparam \opcode[6]~I .input_async_reset = "none";
defparam \opcode[6]~I .input_power_up = "low";
defparam \opcode[6]~I .input_register_mode = "none";
defparam \opcode[6]~I .input_sync_reset = "none";
defparam \opcode[6]~I .oe_async_reset = "none";
defparam \opcode[6]~I .oe_power_up = "low";
defparam \opcode[6]~I .oe_register_mode = "none";
defparam \opcode[6]~I .oe_sync_reset = "none";
defparam \opcode[6]~I .operation_mode = "input";
defparam \opcode[6]~I .output_async_reset = "none";
defparam \opcode[6]~I .output_power_up = "low";
defparam \opcode[6]~I .output_register_mode = "none";
defparam \opcode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "input";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Equal1~2_combout  & (!\opcode~combout [6] & \opcode~combout [1]))

	.dataa(\Equal1~2_combout ),
	.datab(\opcode~combout [6]),
	.datac(\opcode~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h2020;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N4
cycloneii_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Equal2~0_combout  & ((\Reg1~combout [7]) # ((\Reg2~combout [5] & \Equal1~3_combout )))) # (!\Equal2~0_combout  & (\Reg2~combout [5] & (\Equal1~3_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\Reg2~combout [5]),
	.datac(\Equal1~3_combout ),
	.datad(\Reg1~combout [7]),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hEAC0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[0]));
// synopsys translate_off
defparam \Reg2[0]~I .input_async_reset = "none";
defparam \Reg2[0]~I .input_power_up = "low";
defparam \Reg2[0]~I .input_register_mode = "none";
defparam \Reg2[0]~I .input_sync_reset = "none";
defparam \Reg2[0]~I .oe_async_reset = "none";
defparam \Reg2[0]~I .oe_power_up = "low";
defparam \Reg2[0]~I .oe_register_mode = "none";
defparam \Reg2[0]~I .oe_sync_reset = "none";
defparam \Reg2[0]~I .operation_mode = "input";
defparam \Reg2[0]~I .output_async_reset = "none";
defparam \Reg2[0]~I .output_power_up = "low";
defparam \Reg2[0]~I .output_register_mode = "none";
defparam \Reg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\Reg1~combout [0] & (\Reg2~combout [0] $ (VCC))) # (!\Reg1~combout [0] & (\Reg2~combout [0] & VCC))
// \Add1~1  = CARRY((\Reg1~combout [0] & \Reg2~combout [0]))

	.dataa(\Reg1~combout [0]),
	.datab(\Reg2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Reg1~combout [1] & ((\Reg2~combout [1] & (\Add1~1  & VCC)) # (!\Reg2~combout [1] & (!\Add1~1 )))) # (!\Reg1~combout [1] & ((\Reg2~combout [1] & (!\Add1~1 )) # (!\Reg2~combout [1] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((\Reg1~combout [1] & (!\Reg2~combout [1] & !\Add1~1 )) # (!\Reg1~combout [1] & ((!\Add1~1 ) # (!\Reg2~combout [1]))))

	.dataa(\Reg1~combout [1]),
	.datab(\Reg2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\Reg2~combout [2] $ (\Reg1~combout [2] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\Reg2~combout [2] & ((\Reg1~combout [2]) # (!\Add1~3 ))) # (!\Reg2~combout [2] & (\Reg1~combout [2] & !\Add1~3 )))

	.dataa(\Reg2~combout [2]),
	.datab(\Reg1~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \Add1~4_combout  $ (VCC)
// \Add2~1  = CARRY(\Add1~4_combout )

	.dataa(vcc),
	.datab(\Add1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add1~6_combout  & (\Add2~1  & VCC)) # (!\Add1~6_combout  & (!\Add2~1 ))
// \Add2~3  = CARRY((!\Add1~6_combout  & !\Add2~1 ))

	.dataa(\Add1~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hA505;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "input";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "input";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (!\opcode~combout [7] & (\opcode~combout [4] & (!\opcode~combout [5] & !\opcode~combout [3])))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [4]),
	.datac(\opcode~combout [5]),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = 16'h0004;
defparam \Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (\Equal1~4_combout  & (!\opcode~combout [6] & (!\opcode~combout [1] & \Equal4~2_combout )))

	.dataa(\Equal1~4_combout ),
	.datab(\opcode~combout [6]),
	.datac(\opcode~combout [1]),
	.datad(\Equal4~2_combout ),
	.cin(gnd),
	.combout(\Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = 16'h0200;
defparam \Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneii_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Equal7~0_combout  & ((\Add2~2_combout ) # ((\Equal4~3_combout  & \Reg1~combout [5])))) # (!\Equal7~0_combout  & (((\Equal4~3_combout  & \Reg1~combout [5]))))

	.dataa(\Equal7~0_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Equal4~3_combout ),
	.datad(\Reg1~combout [5]),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hF888;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N0
cycloneii_lcell_comb \Selector4~6 (
// Equation(s):
// \Selector4~6_combout  = (\Selector4~0_combout ) # ((\Selector4~5_combout ) # ((\Selector4~1_combout ) # (\Selector4~2_combout )))

	.dataa(\Selector4~0_combout ),
	.datab(\Selector4~5_combout ),
	.datac(\Selector4~1_combout ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~6 .lut_mask = 16'hFFFE;
defparam \Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \res~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\res~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res));
// synopsys translate_off
defparam \res~I .input_async_reset = "none";
defparam \res~I .input_power_up = "low";
defparam \res~I .input_register_mode = "none";
defparam \res~I .input_sync_reset = "none";
defparam \res~I .oe_async_reset = "none";
defparam \res~I .oe_power_up = "low";
defparam \res~I .oe_register_mode = "none";
defparam \res~I .oe_sync_reset = "none";
defparam \res~I .operation_mode = "input";
defparam \res~I .output_async_reset = "none";
defparam \res~I .output_power_up = "low";
defparam \res~I .output_register_mode = "none";
defparam \res~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \res~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\res~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\res~clkctrl_outclk ));
// synopsys translate_off
defparam \res~clkctrl .clock_type = "global clock";
defparam \res~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X64_Y27_N1
cycloneii_lcell_ff \Result[3] (
	.clk(\clk~combout ),
	.datain(\Selector4~6_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[3]));

// Location: LCCOMB_X64_Y28_N0
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Equal3~3_combout  & ((\LessThan0~14_combout  & ((\Reg1~combout [7]))) # (!\LessThan0~14_combout  & (\Reg2~combout [7]))))

	.dataa(\Equal3~3_combout ),
	.datab(\Reg2~combout [7]),
	.datac(\LessThan0~14_combout ),
	.datad(\Reg1~combout [7]),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hA808;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N26
cycloneii_lcell_comb \Result~0 (
// Equation(s):
// \Result~0_combout  = \Reg2~combout [7] $ (\Reg1~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Reg2~combout [7]),
	.datad(\Reg1~combout [7]),
	.cin(gnd),
	.combout(\Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \Result~0 .lut_mask = 16'h0FF0;
defparam \Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (\Equal1~2_combout  & (\opcode~combout [6] & !\opcode~combout [1]))

	.dataa(\Equal1~2_combout ),
	.datab(\opcode~combout [6]),
	.datac(\opcode~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0808;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N4
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal5~3_combout  & ((\Reg2~combout [0]) # ((\Result~0_combout  & \Equal6~0_combout )))) # (!\Equal5~3_combout  & (\Result~0_combout  & (\Equal6~0_combout )))

	.dataa(\Equal5~3_combout ),
	.datab(\Result~0_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hEAC0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\opcode~combout [6] & !\opcode~combout [1])

	.dataa(vcc),
	.datab(\opcode~combout [6]),
	.datac(\opcode~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0303;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[12]));
// synopsys translate_off
defparam \opcode[12]~I .input_async_reset = "none";
defparam \opcode[12]~I .input_power_up = "low";
defparam \opcode[12]~I .input_register_mode = "none";
defparam \opcode[12]~I .input_sync_reset = "none";
defparam \opcode[12]~I .oe_async_reset = "none";
defparam \opcode[12]~I .oe_power_up = "low";
defparam \opcode[12]~I .oe_register_mode = "none";
defparam \opcode[12]~I .oe_sync_reset = "none";
defparam \opcode[12]~I .operation_mode = "input";
defparam \opcode[12]~I .output_async_reset = "none";
defparam \opcode[12]~I .output_power_up = "low";
defparam \opcode[12]~I .output_register_mode = "none";
defparam \opcode[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[13]));
// synopsys translate_off
defparam \opcode[13]~I .input_async_reset = "none";
defparam \opcode[13]~I .input_power_up = "low";
defparam \opcode[13]~I .input_register_mode = "none";
defparam \opcode[13]~I .input_sync_reset = "none";
defparam \opcode[13]~I .oe_async_reset = "none";
defparam \opcode[13]~I .oe_power_up = "low";
defparam \opcode[13]~I .oe_register_mode = "none";
defparam \opcode[13]~I .oe_sync_reset = "none";
defparam \opcode[13]~I .operation_mode = "input";
defparam \opcode[13]~I .output_async_reset = "none";
defparam \opcode[13]~I .output_power_up = "low";
defparam \opcode[13]~I .output_register_mode = "none";
defparam \opcode[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[14]));
// synopsys translate_off
defparam \opcode[14]~I .input_async_reset = "none";
defparam \opcode[14]~I .input_power_up = "low";
defparam \opcode[14]~I .input_register_mode = "none";
defparam \opcode[14]~I .input_sync_reset = "none";
defparam \opcode[14]~I .oe_async_reset = "none";
defparam \opcode[14]~I .oe_power_up = "low";
defparam \opcode[14]~I .oe_register_mode = "none";
defparam \opcode[14]~I .oe_sync_reset = "none";
defparam \opcode[14]~I .operation_mode = "input";
defparam \opcode[14]~I .output_async_reset = "none";
defparam \opcode[14]~I .output_power_up = "low";
defparam \opcode[14]~I .output_register_mode = "none";
defparam \opcode[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N24
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\opcode~combout [15] & (!\opcode~combout [12] & (!\opcode~combout [13] & !\opcode~combout [14])))

	.dataa(\opcode~combout [15]),
	.datab(\opcode~combout [12]),
	.datac(\opcode~combout [13]),
	.datad(\opcode~combout [14]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "input";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!\opcode~combout [0] & (!\opcode~combout [4] & (!\opcode~combout [2] & !\opcode~combout [3])))

	.dataa(\opcode~combout [0]),
	.datab(\opcode~combout [4]),
	.datac(\opcode~combout [2]),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0001;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneii_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (\Equal0~0_combout  & (\Equal5~0_combout  & (\Equal0~1_combout  & \Equal5~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h8000;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N0
cycloneii_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (\opcode~combout [7] & (!\opcode~combout [5] & \Equal5~2_combout ))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [5]),
	.datac(\Equal5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h2020;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[1]));
// synopsys translate_off
defparam \Reg1[1]~I .input_async_reset = "none";
defparam \Reg1[1]~I .input_power_up = "low";
defparam \Reg1[1]~I .input_register_mode = "none";
defparam \Reg1[1]~I .input_sync_reset = "none";
defparam \Reg1[1]~I .oe_async_reset = "none";
defparam \Reg1[1]~I .oe_power_up = "low";
defparam \Reg1[1]~I .oe_register_mode = "none";
defparam \Reg1[1]~I .oe_sync_reset = "none";
defparam \Reg1[1]~I .operation_mode = "input";
defparam \Reg1[1]~I .output_async_reset = "none";
defparam \Reg1[1]~I .output_power_up = "low";
defparam \Reg1[1]~I .output_register_mode = "none";
defparam \Reg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N22
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Add2~10_combout  & ((\Equal7~0_combout ) # ((\Reg1~combout [1] & \Equal4~3_combout )))) # (!\Add2~10_combout  & (((\Reg1~combout [1] & \Equal4~3_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Reg1~combout [1]),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hF888;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N24
cycloneii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Selector0~3_combout ) # ((\Selector0~2_combout ) # ((\Selector0~0_combout ) # (\Selector0~1_combout )))

	.dataa(\Selector0~3_combout ),
	.datab(\Selector0~2_combout ),
	.datac(\Selector0~0_combout ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hFFFE;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N25
cycloneii_lcell_ff \Result[7] (
	.clk(\clk~combout ),
	.datain(\Selector0~4_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[7]));

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "input";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal0~0_combout  & (!\opcode~combout [2] & (\Equal0~1_combout  & !\opcode~combout [0])))

	.dataa(\Equal0~0_combout ),
	.datab(\opcode~combout [2]),
	.datac(\Equal0~1_combout ),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h0020;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N28
cycloneii_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!\opcode~combout [7] & (!\opcode~combout [4] & (!\opcode~combout [5] & \opcode~combout [3])))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [4]),
	.datac(\opcode~combout [5]),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h0100;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\LessThan0~14_combout  & (\Equal3~2_combout  & (\Equal5~0_combout  & \Reg1~combout [0])))

	.dataa(\LessThan0~14_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Reg1~combout [0]),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h8000;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneii_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\Reg2~combout [2] & ((\Equal1~3_combout ) # ((\Equal1~4_combout  & \Selector7~2_combout )))) # (!\Reg2~combout [2] & (((\Equal1~4_combout  & \Selector7~2_combout ))))

	.dataa(\Reg2~combout [2]),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hF888;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N24
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\opcode~combout [7] & (\opcode~combout [5] & (\Equal5~2_combout  & \Reg2~combout [7])))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [5]),
	.datac(\Equal5~2_combout ),
	.datad(\Reg2~combout [7]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h4000;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((\Add1~0_combout  & ((\Equal7~0_combout ) # (\Equal6~0_combout ))))

	.dataa(\Equal7~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFFC8;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \Selector4~7 (
// Equation(s):
// \Selector4~7_combout  = (\Equal1~4_combout  & (\Equal5~0_combout  & (\Equal3~2_combout  & !\LessThan0~14_combout )))

	.dataa(\Equal1~4_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\LessThan0~14_combout ),
	.cin(gnd),
	.combout(\Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~7 .lut_mask = 16'h0080;
defparam \Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Reg1~combout [2] & ((\Equal4~3_combout ) # ((\Selector4~7_combout  & \Reg2~combout [0])))) # (!\Reg1~combout [2] & (\Selector4~7_combout  & ((\Reg2~combout [0]))))

	.dataa(\Reg1~combout [2]),
	.datab(\Selector4~7_combout ),
	.datac(\Equal4~3_combout ),
	.datad(\Reg2~combout [0]),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'hECA0;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \Selector7~6 (
// Equation(s):
// \Selector7~6_combout  = (\Selector7~5_combout ) # ((\Selector7~3_combout ) # ((\Selector7~1_combout ) # (\Selector7~4_combout )))

	.dataa(\Selector7~5_combout ),
	.datab(\Selector7~3_combout ),
	.datac(\Selector7~1_combout ),
	.datad(\Selector7~4_combout ),
	.cin(gnd),
	.combout(\Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~6 .lut_mask = 16'hFFFE;
defparam \Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N1
cycloneii_lcell_ff \Result[0] (
	.clk(\clk~combout ),
	.datain(\Selector7~6_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[0]));

// Location: LCCOMB_X64_Y28_N2
cycloneii_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\Equal6~0_combout  & (\Reg1~combout [1] $ (\Reg2~combout [1])))

	.dataa(vcc),
	.datab(\Equal6~0_combout ),
	.datac(\Reg1~combout [1]),
	.datad(\Reg2~combout [1]),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'h0CC0;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (!\opcode~combout [2] & \opcode~combout [0]))

	.dataa(\Equal0~3_combout ),
	.datab(vcc),
	.datac(\opcode~combout [2]),
	.datad(\opcode~combout [0]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0A00;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\LessThan0~14_combout  & (\Reg1~combout [1])) # (!\LessThan0~14_combout  & ((\Reg2~combout [1])))

	.dataa(\Reg1~combout [1]),
	.datab(\LessThan0~14_combout ),
	.datac(vcc),
	.datad(\Reg2~combout [1]),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hBB88;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\Equal1~4_combout  & (\Equal3~2_combout  & (\Equal5~0_combout  & \Selector6~5_combout )))

	.dataa(\Equal1~4_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Selector6~5_combout ),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'h8000;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \Selector6~9 (
// Equation(s):
// \Selector6~9_combout  = (\Selector6~8_combout ) # ((\Selector6~6_combout ) # ((\Equal0~4_combout  & \Add0~0_combout )))

	.dataa(\Selector6~8_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Selector6~6_combout ),
	.cin(gnd),
	.combout(\Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~9 .lut_mask = 16'hFFEA;
defparam \Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N2
cycloneii_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\opcode~combout [7] & (!\opcode~combout [5] & (\Equal5~2_combout  & \Add1~2_combout )))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [5]),
	.datac(\Equal5~2_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h2000;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N16
cycloneii_lcell_comb \Selector6~10 (
// Equation(s):
// \Selector6~10_combout  = (\Selector6~4_combout ) # ((\Selector6~3_combout ) # ((\Selector6~9_combout ) # (\Selector6~2_combout )))

	.dataa(\Selector6~4_combout ),
	.datab(\Selector6~3_combout ),
	.datac(\Selector6~9_combout ),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~10 .lut_mask = 16'hFFFE;
defparam \Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N17
cycloneii_lcell_ff \Result[1] (
	.clk(\clk~combout ),
	.datain(\Selector6~10_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[1]));

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Equal2~0_combout  & ((\Reg1~combout [6]) # ((\Equal1~3_combout  & \Reg2~combout [4])))) # (!\Equal2~0_combout  & (\Equal1~3_combout  & (\Reg2~combout [4])))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Reg2~combout [4]),
	.datad(\Reg1~combout [6]),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hEAC0;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneii_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!\opcode~combout [6] & (\Equal3~2_combout  & (!\opcode~combout [1] & \Equal1~4_combout )))

	.dataa(\opcode~combout [6]),
	.datab(\Equal3~2_combout ),
	.datac(\opcode~combout [1]),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h0400;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N2
cycloneii_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Equal3~3_combout  & ((\LessThan0~14_combout  & ((\Reg1~combout [2]))) # (!\LessThan0~14_combout  & (\Reg2~combout [2]))))

	.dataa(\Reg2~combout [2]),
	.datab(\LessThan0~14_combout ),
	.datac(\Equal3~3_combout ),
	.datad(\Reg1~combout [2]),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hE020;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N26
cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (!\opcode~combout [7] & (\Equal5~2_combout  & (\Reg2~combout [5] & \opcode~combout [5])))

	.dataa(\opcode~combout [7]),
	.datab(\Equal5~2_combout ),
	.datac(\Reg2~combout [5]),
	.datad(\opcode~combout [5]),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'h4000;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N28
cycloneii_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\Selector5~4_combout ) # ((\Selector5~3_combout ) # ((\Equal0~4_combout  & \Add0~2_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Selector5~4_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Selector5~3_combout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'hFFEC;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Equal6~0_combout  & (\Reg2~combout [2] $ (\Reg1~combout [2])))

	.dataa(\Reg2~combout [2]),
	.datab(\Equal6~0_combout ),
	.datac(\Reg1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h4848;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Equal7~0_combout  & ((\Add2~0_combout ) # ((\Equal4~3_combout  & \Reg1~combout [4])))) # (!\Equal7~0_combout  & (\Equal4~3_combout  & (\Reg1~combout [4])))

	.dataa(\Equal7~0_combout ),
	.datab(\Equal4~3_combout ),
	.datac(\Reg1~combout [4]),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hEAC0;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneii_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Selector5~1_combout ) # ((\Selector5~5_combout ) # ((\Selector5~0_combout ) # (\Selector5~2_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector5~5_combout ),
	.datac(\Selector5~0_combout ),
	.datad(\Selector5~2_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hFFFE;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N14
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal6~0_combout  & (\Reg1~combout [4] $ (\Reg2~combout [4])))

	.dataa(\Equal6~0_combout ),
	.datab(\Reg1~combout [4]),
	.datac(vcc),
	.datad(\Reg2~combout [4]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h2288;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N8
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (!\opcode~combout [7] & (\opcode~combout [5] & (\Equal5~2_combout  & \Reg2~combout [3])))

	.dataa(\opcode~combout [7]),
	.datab(\opcode~combout [5]),
	.datac(\Equal5~2_combout ),
	.datad(\Reg2~combout [3]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h4000;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[6]));
// synopsys translate_off
defparam \Reg2[6]~I .input_async_reset = "none";
defparam \Reg2[6]~I .input_power_up = "low";
defparam \Reg2[6]~I .input_register_mode = "none";
defparam \Reg2[6]~I .input_sync_reset = "none";
defparam \Reg2[6]~I .oe_async_reset = "none";
defparam \Reg2[6]~I .oe_power_up = "low";
defparam \Reg2[6]~I .oe_register_mode = "none";
defparam \Reg2[6]~I .oe_sync_reset = "none";
defparam \Reg2[6]~I .operation_mode = "input";
defparam \Reg2[6]~I .output_async_reset = "none";
defparam \Reg2[6]~I .output_power_up = "low";
defparam \Reg2[6]~I .output_register_mode = "none";
defparam \Reg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (\Add1~8_combout  & ((GND) # (!\Add2~3 ))) # (!\Add1~8_combout  & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((\Add1~8_combout ) # (!\Add2~3 ))

	.dataa(vcc),
	.datab(\Add1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h3CCF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N10
cycloneii_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Equal1~3_combout  & ((\Reg2~combout [6]) # ((\Equal7~0_combout  & \Add2~4_combout )))) # (!\Equal1~3_combout  & (\Equal7~0_combout  & ((\Add2~4_combout ))))

	.dataa(\Equal1~3_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Reg2~combout [6]),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hECA0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N18
cycloneii_lcell_comb \Selector3~7 (
// Equation(s):
// \Selector3~7_combout  = (\Selector3~6_combout ) # ((\Selector3~0_combout ) # ((\Selector3~1_combout ) # (\Selector3~2_combout )))

	.dataa(\Selector3~6_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\Selector3~1_combout ),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~7 .lut_mask = 16'hFFFE;
defparam \Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N19
cycloneii_lcell_ff \Result[4] (
	.clk(\clk~combout ),
	.datain(\Selector3~7_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[4]));

// Location: LCCOMB_X64_Y28_N28
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Equal6~0_combout  & (\Reg2~combout [5] $ (\Reg1~combout [5])))

	.dataa(vcc),
	.datab(\Equal6~0_combout ),
	.datac(\Reg2~combout [5]),
	.datad(\Reg1~combout [5]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0CC0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[2]));
// synopsys translate_off
defparam \Reg2[2]~I .input_async_reset = "none";
defparam \Reg2[2]~I .input_power_up = "low";
defparam \Reg2[2]~I .input_register_mode = "none";
defparam \Reg2[2]~I .input_sync_reset = "none";
defparam \Reg2[2]~I .oe_async_reset = "none";
defparam \Reg2[2]~I .oe_power_up = "low";
defparam \Reg2[2]~I .oe_register_mode = "none";
defparam \Reg2[2]~I .oe_sync_reset = "none";
defparam \Reg2[2]~I .operation_mode = "input";
defparam \Reg2[2]~I .output_async_reset = "none";
defparam \Reg2[2]~I .output_power_up = "low";
defparam \Reg2[2]~I .output_register_mode = "none";
defparam \Reg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N20
cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Equal5~2_combout  & (\opcode~combout [5] & (!\opcode~combout [7] & \Reg2~combout [2])))

	.dataa(\Equal5~2_combout ),
	.datab(\opcode~combout [5]),
	.datac(\opcode~combout [7]),
	.datad(\Reg2~combout [2]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h0800;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N30
cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Equal1~3_combout  & ((\Reg2~combout [7]) # ((\Equal7~0_combout  & \Add2~6_combout )))) # (!\Equal1~3_combout  & (\Equal7~0_combout  & (\Add2~6_combout )))

	.dataa(\Equal1~3_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Reg2~combout [7]),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hEAC0;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N4
cycloneii_lcell_comb \Selector2~7 (
// Equation(s):
// \Selector2~7_combout  = (\Selector2~6_combout ) # ((\Selector2~0_combout ) # ((\Selector2~1_combout ) # (\Selector2~2_combout )))

	.dataa(\Selector2~6_combout ),
	.datab(\Selector2~0_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~7 .lut_mask = 16'hFFFE;
defparam \Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y29_N5
cycloneii_lcell_ff \Result[5] (
	.clk(\clk~combout ),
	.datain(\Selector2~7_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[5]));

// Location: LCCOMB_X63_Y27_N18
cycloneii_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\Selector1~5_combout ) # ((\Equal6~0_combout  & (\Reg1~combout [6] $ (\Reg2~combout [6]))))

	.dataa(\Selector1~5_combout ),
	.datab(\Reg1~combout [6]),
	.datac(\Equal6~0_combout ),
	.datad(\Reg2~combout [6]),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hBAEA;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N19
cycloneii_lcell_ff \Result[6] (
	.clk(\clk~combout ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(\res~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[6]));

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1~I (
	.datain(Result[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1));
// synopsys translate_off
defparam \neg1~I .input_async_reset = "none";
defparam \neg1~I .input_power_up = "low";
defparam \neg1~I .input_register_mode = "none";
defparam \neg1~I .input_sync_reset = "none";
defparam \neg1~I .oe_async_reset = "none";
defparam \neg1~I .oe_power_up = "low";
defparam \neg1~I .oe_register_mode = "none";
defparam \neg1~I .oe_sync_reset = "none";
defparam \neg1~I .operation_mode = "output";
defparam \neg1~I .output_async_reset = "none";
defparam \neg1~I .output_power_up = "low";
defparam \neg1~I .output_register_mode = "none";
defparam \neg1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2~I (
	.datain(Result[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2));
// synopsys translate_off
defparam \neg2~I .input_async_reset = "none";
defparam \neg2~I .input_power_up = "low";
defparam \neg2~I .input_register_mode = "none";
defparam \neg2~I .input_sync_reset = "none";
defparam \neg2~I .oe_async_reset = "none";
defparam \neg2~I .oe_power_up = "low";
defparam \neg2~I .oe_register_mode = "none";
defparam \neg2~I .oe_sync_reset = "none";
defparam \neg2~I .operation_mode = "output";
defparam \neg2~I .output_async_reset = "none";
defparam \neg2~I .output_power_up = "low";
defparam \neg2~I .output_register_mode = "none";
defparam \neg2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[0]~I (
	.datain(Result[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[0]));
// synopsys translate_off
defparam \out1[0]~I .input_async_reset = "none";
defparam \out1[0]~I .input_power_up = "low";
defparam \out1[0]~I .input_register_mode = "none";
defparam \out1[0]~I .input_sync_reset = "none";
defparam \out1[0]~I .oe_async_reset = "none";
defparam \out1[0]~I .oe_power_up = "low";
defparam \out1[0]~I .oe_register_mode = "none";
defparam \out1[0]~I .oe_sync_reset = "none";
defparam \out1[0]~I .operation_mode = "output";
defparam \out1[0]~I .output_async_reset = "none";
defparam \out1[0]~I .output_power_up = "low";
defparam \out1[0]~I .output_register_mode = "none";
defparam \out1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[1]~I (
	.datain(Result[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[1]));
// synopsys translate_off
defparam \out1[1]~I .input_async_reset = "none";
defparam \out1[1]~I .input_power_up = "low";
defparam \out1[1]~I .input_register_mode = "none";
defparam \out1[1]~I .input_sync_reset = "none";
defparam \out1[1]~I .oe_async_reset = "none";
defparam \out1[1]~I .oe_power_up = "low";
defparam \out1[1]~I .oe_register_mode = "none";
defparam \out1[1]~I .oe_sync_reset = "none";
defparam \out1[1]~I .operation_mode = "output";
defparam \out1[1]~I .output_async_reset = "none";
defparam \out1[1]~I .output_power_up = "low";
defparam \out1[1]~I .output_register_mode = "none";
defparam \out1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[2]~I (
	.datain(\Selector5~6_combout ),
	.oe(vcc),
	.outclk(\clk~combout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(\res~clkctrl_outclk ),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[2]));
// synopsys translate_off
defparam \out1[2]~I .input_async_reset = "none";
defparam \out1[2]~I .input_power_up = "low";
defparam \out1[2]~I .input_register_mode = "none";
defparam \out1[2]~I .input_sync_reset = "none";
defparam \out1[2]~I .oe_async_reset = "none";
defparam \out1[2]~I .oe_power_up = "low";
defparam \out1[2]~I .oe_register_mode = "none";
defparam \out1[2]~I .oe_sync_reset = "none";
defparam \out1[2]~I .operation_mode = "output";
defparam \out1[2]~I .output_async_reset = "clear";
defparam \out1[2]~I .output_power_up = "low";
defparam \out1[2]~I .output_register_mode = "register";
defparam \out1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[3]~I (
	.datain(Result[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[3]));
// synopsys translate_off
defparam \out1[3]~I .input_async_reset = "none";
defparam \out1[3]~I .input_power_up = "low";
defparam \out1[3]~I .input_register_mode = "none";
defparam \out1[3]~I .input_sync_reset = "none";
defparam \out1[3]~I .oe_async_reset = "none";
defparam \out1[3]~I .oe_power_up = "low";
defparam \out1[3]~I .oe_register_mode = "none";
defparam \out1[3]~I .oe_sync_reset = "none";
defparam \out1[3]~I .operation_mode = "output";
defparam \out1[3]~I .output_async_reset = "none";
defparam \out1[3]~I .output_power_up = "low";
defparam \out1[3]~I .output_register_mode = "none";
defparam \out1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[0]~I (
	.datain(Result[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[0]));
// synopsys translate_off
defparam \out2[0]~I .input_async_reset = "none";
defparam \out2[0]~I .input_power_up = "low";
defparam \out2[0]~I .input_register_mode = "none";
defparam \out2[0]~I .input_sync_reset = "none";
defparam \out2[0]~I .oe_async_reset = "none";
defparam \out2[0]~I .oe_power_up = "low";
defparam \out2[0]~I .oe_register_mode = "none";
defparam \out2[0]~I .oe_sync_reset = "none";
defparam \out2[0]~I .operation_mode = "output";
defparam \out2[0]~I .output_async_reset = "none";
defparam \out2[0]~I .output_power_up = "low";
defparam \out2[0]~I .output_register_mode = "none";
defparam \out2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[1]~I (
	.datain(Result[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[1]));
// synopsys translate_off
defparam \out2[1]~I .input_async_reset = "none";
defparam \out2[1]~I .input_power_up = "low";
defparam \out2[1]~I .input_register_mode = "none";
defparam \out2[1]~I .input_sync_reset = "none";
defparam \out2[1]~I .oe_async_reset = "none";
defparam \out2[1]~I .oe_power_up = "low";
defparam \out2[1]~I .oe_register_mode = "none";
defparam \out2[1]~I .oe_sync_reset = "none";
defparam \out2[1]~I .operation_mode = "output";
defparam \out2[1]~I .output_async_reset = "none";
defparam \out2[1]~I .output_power_up = "low";
defparam \out2[1]~I .output_register_mode = "none";
defparam \out2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[2]~I (
	.datain(Result[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[2]));
// synopsys translate_off
defparam \out2[2]~I .input_async_reset = "none";
defparam \out2[2]~I .input_power_up = "low";
defparam \out2[2]~I .input_register_mode = "none";
defparam \out2[2]~I .input_sync_reset = "none";
defparam \out2[2]~I .oe_async_reset = "none";
defparam \out2[2]~I .oe_power_up = "low";
defparam \out2[2]~I .oe_register_mode = "none";
defparam \out2[2]~I .oe_sync_reset = "none";
defparam \out2[2]~I .operation_mode = "output";
defparam \out2[2]~I .output_async_reset = "none";
defparam \out2[2]~I .output_power_up = "low";
defparam \out2[2]~I .output_register_mode = "none";
defparam \out2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[3]~I (
	.datain(Result[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[3]));
// synopsys translate_off
defparam \out2[3]~I .input_async_reset = "none";
defparam \out2[3]~I .input_power_up = "low";
defparam \out2[3]~I .input_register_mode = "none";
defparam \out2[3]~I .input_sync_reset = "none";
defparam \out2[3]~I .oe_async_reset = "none";
defparam \out2[3]~I .oe_power_up = "low";
defparam \out2[3]~I .oe_register_mode = "none";
defparam \out2[3]~I .oe_sync_reset = "none";
defparam \out2[3]~I .operation_mode = "output";
defparam \out2[3]~I .output_async_reset = "none";
defparam \out2[3]~I .output_power_up = "low";
defparam \out2[3]~I .output_register_mode = "none";
defparam \out2[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
