Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Oct 27 18:22:44 2025
| Host         : Nacho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   46          inf        0.000                      0                   46        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    instanciaLatch/reg_opcode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    instanciaLatch/reg_operandoA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    instanciaLatch/reg_operandoA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    instanciaLatch/reg_operandoA_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    instanciaLatch/reg_opcode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    instanciaLatch/reg_opcode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    instanciaLatch/reg_opcode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    instanciaLatch/reg_opcode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    instanciaLatch/reg_opcode_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instanciaLatch/reg_operandoA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.680ns  (logic 4.626ns (47.787%)  route 5.054ns (52.213%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.634     5.155    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  instanciaLatch/reg_operandoA_reg[1]/Q
                         net (fo=10, routed)          1.244     6.855    instanciaLatch/o_operandoA[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     6.979 f  instanciaLatch/o_alu_output_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.979    instanciaLatch/o_alu_output_OBUF[1]_inst_i_6_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     7.196 f  instanciaLatch/o_alu_output_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.130     8.327    instanciaLatch/o_alu_output_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.299     8.626 r  instanciaLatch/o_alu_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.680    11.306    o_alu_output_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.835 r  o_alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.835    o_alu_output[1]
    E19                                                               r  o_alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instanciaLatch/reg_operandoA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.329ns (47.186%)  route 4.845ns (52.814%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.634     5.155    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  instanciaLatch/reg_operandoA_reg[2]/Q
                         net (fo=8, routed)           1.181     6.792    instanciaLatch/o_operandoA[2]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  instanciaLatch/o_alu_output_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.004     7.921    instanciaLatch/o_alu_output_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  instanciaLatch/o_alu_output_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.798     8.843    instanciaLatch/o_alu_output_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     8.967 r  instanciaLatch/o_alu_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.829    o_alu_output_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.330 r  o_alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.330    o_alu_output[2]
    U19                                                               r  o_alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instanciaLatch/reg_operandoA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 4.669ns (52.302%)  route 4.258ns (47.698%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.634     5.155    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  instanciaLatch/reg_operandoA_reg[3]/Q
                         net (fo=7, routed)           0.769     6.343    instanciaLatch/o_operandoA[3]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.291     6.634 r  instanciaLatch/o_alu_output_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           1.126     7.760    instanciaLatch/o_alu_output_OBUF[3]_inst_i_11_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.326     8.086 f  instanciaLatch/o_alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.640     8.726    instanciaLatch/o_alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.850 r  instanciaLatch/o_alu_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723    10.573    o_alu_output_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.082 r  o_alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.082    o_alu_output[3]
    V19                                                               r  o_alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instanciaLatch/reg_operandoA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.578ns (53.177%)  route 4.031ns (46.823%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.634     5.155    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  instanciaLatch/reg_operandoA_reg[3]/Q
                         net (fo=7, routed)           1.451     7.025    instanciaLatch/o_operandoA[3]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.327     7.352 r  instanciaLatch/o_alu_output_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.509     7.862    instanciaLatch/o_alu_output_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.327     8.189 r  instanciaLatch/o_alu_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.070    10.259    o_alu_output_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.764 r  o_alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.764    o_alu_output[0]
    U16                                                               r  o_alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instanciaLatch/reg_operandoB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.392ns (68.679%)  route 0.635ns (31.321%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.591     1.474    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  instanciaLatch/reg_operandoB_reg[0]/Q
                         net (fo=13, routed)          0.143     1.759    instanciaLatch/o_operandoB[0]
    SLICE_X0Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  instanciaLatch/o_alu_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.295    o_alu_output_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.501 r  o_alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.501    o_alu_output[0]
    U16                                                               r  o_alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instanciaLatch/reg_operandoB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.441ns (70.952%)  route 0.590ns (29.048%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.591     1.474    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  instanciaLatch/reg_operandoB_reg[3]/Q
                         net (fo=4, routed)           0.128     1.743    instanciaLatch/o_operandoB[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  instanciaLatch/o_alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.111     1.900    instanciaLatch/o_alu_output_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  instanciaLatch/o_alu_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.295    o_alu_output_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.505 r  o_alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.505    o_alu_output[3]
    V19                                                               r  o_alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instanciaLatch/reg_opcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.388ns (67.974%)  route 0.654ns (32.026%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.592     1.475    instanciaLatch/CLK
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  instanciaLatch/reg_opcode_reg[1]/Q
                         net (fo=6, routed)           0.254     1.870    instanciaLatch/reg_opcode[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  instanciaLatch/o_alu_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.315    o_alu_output_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.517 r  o_alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    o_alu_output[2]
    U19                                                               r  o_alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instanciaLatch/reg_opcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.458ns (62.088%)  route 0.890ns (37.912%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.592     1.475    instanciaLatch/CLK
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  instanciaLatch/reg_opcode_reg[5]/Q
                         net (fo=5, routed)           0.108     1.711    instanciaLatch/reg_opcode[5]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.099     1.810 r  instanciaLatch/o_alu_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.782     2.592    o_alu_output_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.823 r  o_alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.823    o_alu_output[1]
    E19                                                               r  o_alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 1.464ns (47.078%)  route 1.645ns (52.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           1.645     3.109    instanciaLatch/D[2]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.514     4.855    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[2]/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            instanciaLatch/reg_opcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.850ns  (logic 1.464ns (51.368%)  route 1.386ns (48.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           1.386     2.850    instanciaLatch/D[2]
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[2]/C

Slack:                    inf
  Source:                 i_boton1
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 1.451ns (53.496%)  route 1.262ns (46.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_boton1 (IN)
                         net (fo=0)                   0.000     0.000    i_boton1
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_boton1_IBUF_inst/O
                         net (fo=4, routed)           1.262     2.713    instanciaLatch/reg_operandoA_reg[0]_0[0]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[0]/C

Slack:                    inf
  Source:                 i_boton1
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 1.451ns (53.496%)  route 1.262ns (46.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_boton1 (IN)
                         net (fo=0)                   0.000     0.000    i_boton1
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_boton1_IBUF_inst/O
                         net (fo=4, routed)           1.262     2.713    instanciaLatch/reg_operandoA_reg[0]_0[0]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[1]/C

Slack:                    inf
  Source:                 i_boton1
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 1.451ns (53.496%)  route 1.262ns (46.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_boton1 (IN)
                         net (fo=0)                   0.000     0.000    i_boton1
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_boton1_IBUF_inst/O
                         net (fo=4, routed)           1.262     2.713    instanciaLatch/reg_operandoA_reg[0]_0[0]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[2]/C

Slack:                    inf
  Source:                 i_boton1
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 1.451ns (53.496%)  route 1.262ns (46.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_boton1 (IN)
                         net (fo=0)                   0.000     0.000    i_boton1
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_boton1_IBUF_inst/O
                         net (fo=4, routed)           1.262     2.713    instanciaLatch/reg_operandoA_reg[0]_0[0]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[3]/C

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.710ns  (logic 1.448ns (53.446%)  route 1.262ns (46.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           1.262     2.710    instanciaLatch/D[3]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[3]/C

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 1.453ns (53.978%)  route 1.239ns (46.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           1.239     2.692    instanciaLatch/D[0]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[0]/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.660ns  (logic 1.464ns (55.023%)  route 1.197ns (44.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           1.197     2.660    instanciaLatch/D[2]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[2]/C

Slack:                    inf
  Source:                 i_boton3
                            (input port)
  Destination:            instanciaLatch/reg_opcode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.631ns  (logic 1.454ns (55.261%)  route 1.177ns (44.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_boton3 (IN)
                         net (fo=0)                   0.000     0.000    i_boton3
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  i_boton3_IBUF_inst/O
                         net (fo=6, routed)           1.177     2.631    instanciaLatch/reg_opcode_reg[0]_0[0]
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.515     4.856    instanciaLatch/CLK
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_boton4
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.210ns (36.395%)  route 0.366ns (63.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_boton4 (IN)
                         net (fo=0)                   0.000     0.000    i_boton4
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_boton4_IBUF_inst/O
                         net (fo=14, routed)          0.366     0.576    instanciaLatch/SR[0]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/C

Slack:                    inf
  Source:                 i_boton4
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.210ns (36.395%)  route 0.366ns (63.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_boton4 (IN)
                         net (fo=0)                   0.000     0.000    i_boton4
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_boton4_IBUF_inst/O
                         net (fo=14, routed)          0.366     0.576    instanciaLatch/SR[0]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[1]/C

Slack:                    inf
  Source:                 i_boton4
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.210ns (36.395%)  route 0.366ns (63.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_boton4 (IN)
                         net (fo=0)                   0.000     0.000    i_boton4
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_boton4_IBUF_inst/O
                         net (fo=14, routed)          0.366     0.576    instanciaLatch/SR[0]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[2]/C

Slack:                    inf
  Source:                 i_boton4
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.210ns (36.395%)  route 0.366ns (63.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_boton4 (IN)
                         net (fo=0)                   0.000     0.000    i_boton4
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_boton4_IBUF_inst/O
                         net (fo=14, routed)          0.366     0.576    instanciaLatch/SR[0]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[3]/C

Slack:                    inf
  Source:                 i_boton4
                            (input port)
  Destination:            instanciaLatch/reg_opcode_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.210ns (36.122%)  route 0.371ns (63.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_boton4 (IN)
                         net (fo=0)                   0.000     0.000    i_boton4
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_boton4_IBUF_inst/O
                         net (fo=14, routed)          0.371     0.580    instanciaLatch/SR[0]
    SLICE_X0Y13          FDRE                                         r  instanciaLatch/reg_opcode_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X0Y13          FDRE                                         r  instanciaLatch/reg_opcode_reg[3]/C

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.221ns (37.676%)  route 0.366ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.366     0.586    instanciaLatch/D[0]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            instanciaLatch/reg_operandoA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.229ns (38.673%)  route 0.364ns (61.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.364     0.593    instanciaLatch/D[1]
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.862     1.989    instanciaLatch/CLK
    SLICE_X1Y12          FDRE                                         r  instanciaLatch/reg_operandoA_reg[1]/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port)
  Destination:            instanciaLatch/reg_opcode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.229ns (38.222%)  route 0.371ns (61.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.371     0.600    instanciaLatch/D[1]
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.862     1.989    instanciaLatch/CLK
    SLICE_X0Y12          FDRE                                         r  instanciaLatch/reg_opcode_reg[1]/C

Slack:                    inf
  Source:                 i_switches[3]
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.217ns (35.943%)  route 0.386ns (64.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.386     0.603    instanciaLatch/D[3]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[3]/C

Slack:                    inf
  Source:                 i_boton2
                            (input port)
  Destination:            instanciaLatch/reg_operandoB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.219ns (35.184%)  route 0.404ns (64.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_boton2 (IN)
                         net (fo=0)                   0.000     0.000    i_boton2
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_boton2_IBUF_inst/O
                         net (fo=4, routed)           0.404     0.623    instanciaLatch/E[0]
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.861     1.988    instanciaLatch/CLK
    SLICE_X1Y13          FDRE                                         r  instanciaLatch/reg_operandoB_reg[0]/C





