// Seed: 1207542368
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  `define pp_5 0
endmodule
module module_1 #(
    parameter id_2 = 32'd47,
    parameter id_4 = 32'd51,
    parameter id_6 = 32'd31
) (
    input uwire id_0,
    input uwire id_1,
    input uwire _id_2,
    input uwire id_3,
    input wire _id_4,
    output supply0 id_5,
    input uwire _id_6,
    input tri id_7
);
  logic \id_9 ;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire [1 : id_4  ?  id_6 : 1  ?  id_2 : (  1  )] id_10;
endmodule
