$date
	Sun Oct 16 22:31:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module grayToBin_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module gtb $end
$var wire 4 # g [3:0] $end
$var wire 4 $ b [3:0] $end
$scope module stage0 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [3:0] $end
$var reg 1 ' f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
b1001 &
b0 %
b10 $
b11 #
b11 "
b10 !
$end
#20
0'
b100 !
b100 $
b1 %
b110 "
b110 #
#40
