<profile>

<section name = "Vitis HLS Report for 'blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2'" level="0">
<item name = "Date">Wed Apr 12 06:50:51 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">LabB</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- writeoutput_VITIS_LOOP_34_2">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 40, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_1_fu_111_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln33_fu_123_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln34_fu_173_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln35_fu_167_p2">+, 0, 0, 15, 8, 8</column>
<column name="icmp_ln33_fu_105_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln34_fu_129_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="select_ln33_1_fu_143_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln33_fu_135_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_fu_52">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_56">9, 2, 9, 18</column>
<column name="j_fu_48">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln35_reg_223">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_52">5, 0, 5, 0</column>
<column name="indvar_flatten_fu_56">9, 0, 9, 0</column>
<column name="j_fu_48">5, 0, 5, 0</column>
<column name="zext_ln35_1_reg_228">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, return value</column>
<column name="ABpartial_address0">out, 8, ap_memory, ABpartial, array</column>
<column name="ABpartial_ce0">out, 1, ap_memory, ABpartial, array</column>
<column name="ABpartial_we0">out, 1, ap_memory, ABpartial, array</column>
<column name="ABpartial_d0">out, 32, ap_memory, ABpartial, array</column>
<column name="AB_address0">out, 8, ap_memory, AB, array</column>
<column name="AB_ce0">out, 1, ap_memory, AB, array</column>
<column name="AB_q0">in, 32, ap_memory, AB, array</column>
</table>
</item>
</section>
</profile>
