# riscv_plic

[![Crates.io](https://img.shields.io/crates/v/riscv_plic)](https://crates.io/crates/riscv_plic)
[![Docs.rs](https://docs.rs/riscv_plic/badge.svg)](https://docs.rs/riscv_plic)
[![CI](https://github.com/arceos-org/riscv_plic/actions/workflows/ci.yml/badge.svg?branch=main)](https://github.com/arceos-org/riscv_plic/actions/workflows/ci.yml)

RISC-V platform-level interrupt controller (PLIC) register definitions and basic operations.

The official documentation: <https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc/>

Ref: <https://github.com/YdrMaster/plic>