
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Wed Dec  4 15:49:04 2024
Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading Pegasus 21.21 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
RC_Corner
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
*** End library_loading (cpu=0.01min, real=0.02min, mem=18.5M, fe_cpu=0.26min, fe_real=0.47min, fe_mem=937.2M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading preference file /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/gui.pref.tcl ...
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading place ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Delay_Corner_min Delay_Corner_max
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 10 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1913.8M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 2929.370117) (139.880005, 2947.270020).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 2909.370117) (139.880005, 2927.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 2889.469971) (139.880005, 2907.370117).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 495.250000) (139.880005, 513.150024).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 495.250000) (139.880005, 513.150024).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 495.250000) (139.880005, 513.150024).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 495.250000) (139.880005, 513.150024).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 475.250000) (139.880005, 493.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 475.250000) (139.880005, 493.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (135.360001, 475.250000) (139.880005, 493.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (135.360001, 475.250000) (139.880005, 493.250000).
Type 'man IMPPP-570' for more detail.
**WARN: (EMS-27):	Message (IMPPP-570) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (3139.83, 3168.16) (3157.73, 3172.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (3119.83, 3168.16) (3137.83, 3172.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (3099.93, 3168.16) (3117.83, 3172.68).
addRing created 368 wires.
ViaGen created 750 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       184      |       NA       |
|  via2  |       750      |        0       |
| metal3 |       184      |       NA       |
+--------+----------------+----------------+
<CMD> fit
<CMD> zoomBox 942.33600 885.47400 4154.10400 2500.04900
<CMD> zoomBox 2393.18400 1387.82700 3604.50400 1996.76500
<CMD> zoomBox 2791.92800 1541.63700 3424.24600 1859.50700
<CMD> undo
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 8 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2229.3M)
Ring generation is complete.
vias are now being generated.
addRing created 64 wires.
ViaGen created 512 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       32       |       NA       |
|  via2  |       512      |        0       |
| metal3 |       32       |       NA       |
+--------+----------------+----------------+
<CMD> fit
<CMD> setSrouteMode -viaConnectToShape { ring blockring }
<CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Wed Dec  4 15:51:02 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3323.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 98 macros, 98 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
  Number of IO ports routed: 48
  Number of Block ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3325.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 48 wires.
ViaGen created 384 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       24       |       NA       |
|   via  |       192      |        0       |
| metal2 |       18       |       NA       |
|  via2  |       144      |        0       |
|  via3  |       48       |        0       |
| metal4 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 200 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2226.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (154.75, 405.88) (314.95, 409.88).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3016.31, 405.88) (3176.51, 409.88).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (154.75, 2805.88) (314.95, 2809.88).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (3016.31, 2805.88) (3176.51, 2809.88).
addStripe created 26 wires.
ViaGen created 416 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via2  |       416      |        0       |
| metal3 |       26       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 200 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2226.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2226.5M)
Stripe generation is complete.
vias are now being generated.
addStripe created 32 wires.
ViaGen created 760 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |       18       |        0       |
| metal2 |       28       |       NA       |
|  via2  |       742      |        0       |
| metal3 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { blockPin padPin corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Wed Dec  4 15:52:01 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3327.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 99 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Core ports routed: 1044
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 522
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3330.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Wed Dec  4 15:52:02 2024
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Wed Dec  4 15:52:02 2024
sroute created 1626 wires.
ViaGen created 14886 vias, deleted 48 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1572      |       NA       |
|   via  |      14488     |       48       |
| metal2 |        6       |       NA       |
|  via2  |       398      |        0       |
| metal3 |       48       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Dec  4 15:52:28 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3330.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 99 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 1044
  Number of Followpin connections: 522
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3332.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Wed Dec  4 15:52:29 2024
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Wed Dec  4 15:52:29 2024
sroute created 1626 wires.
ViaGen created 14934 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1572      |       NA       |
|   via  |      14536     |        0       |
| metal2 |        6       |       NA       |
|  via2  |       398      |        0       |
| metal3 |       48       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -725.99200 202.64500 2485.77900 1817.22100
<CMD> zoomBox -230.13000 349.59900 1194.95200 1065.99600
<CMD> zoomBox -25.73700 403.66600 718.16700 777.63100
<CMD> zoomBox 81.59800 431.88900 469.92200 627.10200
<CMD> fit
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2227.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 11.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 15:52:55 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3331.2600, 3308.0400)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  4 15:52:55 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setPlaceMode -prerouteAsObs {2 3}
<CMD> setPlaceMode -fp false
<CMD> place_design -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.31926 path_group
AAE DB initialization (MEM=2318.77 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2330.29)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2363.44 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2326.82 CPU=0:00:00.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2317.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.4 mem=2325.3M) ***
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=2325.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 1004 (62.9%) nets
3		: 157 (9.8%) nets
4     -	14	: 415 (26.0%) nets
15    -	39	: 14 (0.9%) nets
40    -	79	: 4 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
#ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
stdCell: 1494 single + 0 double + 0 multi
Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.006.
Density for the design = 0.006.
       = stdcell_area 11419 sites (35682 um^2) / alloc_area 1990856 sites (6221027 um^2).
Pin Density = 0.002561.
            = total # of pins 5705 / total area 2227275.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.111e+05 (9.95e+04 1.12e+05)
              Est.  stn bbox = 2.280e+05 (1.06e+05 1.22e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2412.1M
Iteration  2: Total net bbox = 2.111e+05 (9.95e+04 1.12e+05)
              Est.  stn bbox = 2.280e+05 (1.06e+05 1.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2412.1M
Iteration  3: Total net bbox = 2.704e+05 (1.30e+05 1.41e+05)
              Est.  stn bbox = 3.261e+05 (1.56e+05 1.70e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2417.7M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 2.595e+05 (1.26e+05 1.33e+05)
              Est.  stn bbox = 3.095e+05 (1.50e+05 1.59e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2417.7M
Iteration  5: Total net bbox = 2.278e+05 (1.13e+05 1.14e+05)
              Est.  stn bbox = 2.615e+05 (1.30e+05 1.32e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2417.7M
Iteration  6: Total net bbox = 2.035e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.247e+05 (1.12e+05 1.13e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2419.9M
Iteration  7: Total net bbox = 2.042e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2419.9M
Iteration  8: Total net bbox = 2.042e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2419.9M
Iteration  9: Total net bbox = 2.041e+05 (1.07e+05 9.72e+04)
              Est.  stn bbox = 2.223e+05 (1.16e+05 1.06e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 2421.1M
Iteration 10: Total net bbox = 2.041e+05 (1.07e+05 9.72e+04)
              Est.  stn bbox = 2.223e+05 (1.16e+05 1.06e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2421.1M
Iteration 11: Total net bbox = 2.159e+05 (1.10e+05 1.06e+05)
              Est.  stn bbox = 2.353e+05 (1.20e+05 1.16e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2424.1M
Iteration 12: Total net bbox = 2.159e+05 (1.10e+05 1.06e+05)
              Est.  stn bbox = 2.353e+05 (1.20e+05 1.16e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2424.1M
Iteration 13: Total net bbox = 2.176e+05 (1.10e+05 1.07e+05)
              Est.  stn bbox = 2.372e+05 (1.20e+05 1.17e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2430.5M
Iteration 14: Total net bbox = 2.176e+05 (1.10e+05 1.07e+05)
              Est.  stn bbox = 2.372e+05 (1.20e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2430.5M
Iteration 15: Total net bbox = 2.191e+05 (1.11e+05 1.08e+05)
              Est.  stn bbox = 2.386e+05 (1.20e+05 1.18e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2448.5M
Iteration 16: Total net bbox = 2.191e+05 (1.11e+05 1.08e+05)
              Est.  stn bbox = 2.386e+05 (1.20e+05 1.18e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2448.5M
Iteration 17: Total net bbox = 2.224e+05 (1.12e+05 1.10e+05)
              Est.  stn bbox = 2.420e+05 (1.22e+05 1.20e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 2463.5M
Iteration 18: Total net bbox = 2.224e+05 (1.12e+05 1.10e+05)
              Est.  stn bbox = 2.420e+05 (1.22e+05 1.20e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2463.5M
Iteration 19: Total net bbox = 2.224e+05 (1.12e+05 1.10e+05)
              Est.  stn bbox = 2.420e+05 (1.22e+05 1.20e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2463.5M
*** cost = 2.224e+05 (1.12e+05 1.10e+05) (cpu for global=0:00:08.8) real=0:00:10.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:04.6 real: 0:00:04.5
Core Placement runtime cpu: 0:00:06.4 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:46.6 mem=2463.5M) ***
Total net bbox length = 2.224e+05 (1.125e+05 1.099e+05) (ext = 1.596e+05)
Move report: Detail placement moves 1494 insts, mean move: 3.80 um, max move: 37.24 um 
	Max move on inst (CORE/tetris_reg_33_): (1715.40, 1613.10) --> (1749.02, 1616.72)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2471.5MB
Summary Report:
Instances move: 1494 (out of 1494 movable)
Instances flipped: 0
Mean displacement: 3.80 um
Max displacement: 37.24 um (Instance: CORE/tetris_reg_33_) (1715.4, 1613.1) -> (1749.02, 1616.72)
	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
Total net bbox length = 2.199e+05 (1.099e+05 1.100e+05) (ext = 1.592e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2471.5MB
*** Finished refinePlace (0:00:46.7 mem=2471.5M) ***
*** End of Placement (cpu=0:00:11.1, real=0:00:12.0, mem=2429.5M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
Density distribution unevenness ratio = 98.717%
*** Free Virtual Timing Model ...(mem=2429.5M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.31926 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2431.23)
Total number of fetched objects 1612
End delay calculation. (MEM=2470.92 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2470.92 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.314368e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2469.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2469.41 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2469.41 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2469.41 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2469.41 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2469.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 1.003529e+05um, number of vias: 8256
[NR-eGR] metal3  (3H) length: 8.338889e+04um, number of vias: 683
[NR-eGR] metal4  (4V) length: 1.767924e+04um, number of vias: 173
[NR-eGR] metal5  (5H) length: 3.277837e+04um, number of vias: 10
[NR-eGR] metal6  (6V) length: 2.413600e+02um, number of vias: 0
[NR-eGR] Total length: 2.344407e+05um, number of vias: 14653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.145170e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 2416.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 2416.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=2427.32 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:48.5/0:04:46.5 (0.2), mem = 2427.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=2417.3M)
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2417.324M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2434.87)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2533.65 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2497.03 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:49.5 mem=2497.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.725  | -0.199  | -2.725  |
|           TNS (ns):|-303.030 | -2.071  |-300.959 |
|    Violating Paths:|   248   |   26    |   222   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.117   |     53 (53)      |
|   max_tran     |     46 (127)     |   -1.583   |     46 (127)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.27 sec
Total Real time: 2.0 sec
Total Memory Usage: 2459.289062 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.6 (0.5), totSession cpu/real = 0:00:49.7/0:04:49.1 (0.2), mem = 2459.3M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1642.7M, totSessionCpu=0:00:50 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -fixCap                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -virtualIPO                 false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:50.2/0:04:57.5 (0.2), mem = 2458.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:50.3/0:04:57.6 (0.2), mem = 2458.9M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:50.3/0:04:57.6 (0.2), mem = 2458.9M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1648.1M, totSessionCpu=0:00:50 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:00:50.3/0:04:57.6 (0.2), mem = 2458.9M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1656.0M, totSessionCpu=0:00:52 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2480.92 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325708e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2524.49 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2524.49 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2524.49 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2524.49 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2524.49 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 1.016756e+05um, number of vias: 8209
[NR-eGR] metal3  (3H) length: 8.459342e+04um, number of vias: 741
[NR-eGR] metal4  (4V) length: 1.694900e+04um, number of vias: 174
[NR-eGR] metal5  (5H) length: 3.230109e+04um, number of vias: 4
[NR-eGR] metal6  (6V) length: 9.072000e+01um, number of vias: 0
[NR-eGR] Total length: 2.356098e+05um, number of vias: 14659
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.324830e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.50 sec, Curr Mem: 2486.97 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2474.973M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2490.51)
Total number of fetched objects 1612
End delay calculation. (MEM=2506.94 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2506.94 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:54.6 mem=2506.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.754  |
|           TNS (ns):|-303.630 |
|    Violating Paths:|   240   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.122   |     53 (53)      |
|   max_tran     |     45 (90)      |   -1.641   |     45 (90)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.574%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1669.1M, totSessionCpu=0:00:55 **
*** InitOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.3 (1.0), totSession cpu/real = 0:00:54.7/0:05:01.9 (0.2), mem = 2477.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2477.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2477.2M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:54.8/0:05:02.1 (0.2), mem = 2477.2M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 2 instances
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:00:57.0/0:05:04.2 (0.2), mem = 2547.3M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:00:57.0/0:05:04.3 (0.2), mem = 2547.3M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:00:58.8/0:05:06.0 (0.2), mem = 2547.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:00:58.8/0:05:06.0 (0.2), mem = 2547.3M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    78|   373|    -2.26|    80|    80|    -0.16|     0|     0|     0|     0|    -2.75|  -301.19|       0|       0|       0|  0.57%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.32|  -169.43|      74|       0|       6|  0.59%| 0:00:00.0|  2620.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.32|  -169.43|       0|       0|       0|  0.59%| 0:00:00.0|  2620.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2620.7M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:59.5/0:05:06.8 (0.2), mem = 2557.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1736.4M, totSessionCpu=0:00:59 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:59.5/0:05:06.8 (0.2), mem = 2557.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.320  TNS Slack -169.427 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -2.320|-169.427|    0.59%|   0:00:00.0| 2576.7M|av_func_mode_max|  default| tetris[28]                          |
|  -1.669| -98.498|    0.59%|   0:00:00.0| 2621.9M|av_func_mode_max|  default| tetris[13]                          |
|  -1.098| -88.520|    0.61%|   0:00:00.0| 2621.9M|av_func_mode_max|  default| tetris[70]                          |
|  -1.098| -88.520|    0.61%|   0:00:00.0| 2621.9M|av_func_mode_max|  default| tetris[70]                          |
|  -1.069| -81.082|    0.61%|   0:00:01.0| 2621.9M|av_func_mode_max|  default| tetris[53]                          |
|  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
|  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
|  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
|  -1.069| -81.082|    0.61%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[53]                          |
|  -1.040| -79.107|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
|  -1.040| -79.107|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
|  -1.040| -79.107|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
|  -1.040| -78.988|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
|  -1.040| -78.988|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[70]                          |
|  -1.013| -77.947|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[68]                          |
|  -1.013| -77.947|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[68]                          |
|  -0.943| -76.989|    0.62%|   0:00:01.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
|  -0.943| -76.989|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
|  -0.943| -76.989|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
|  -0.943| -76.989|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
|  -0.943| -76.740|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
|  -0.943| -76.452|    0.62%|   0:00:00.0| 2625.4M|av_func_mode_max|  default| tetris[58]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2625.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2625.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.943  TNS Slack -76.452 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:01:03.7/0:05:10.9 (0.2), mem = 2563.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.943
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:01:03.8/0:05:11.1 (0.2), mem = 2582.4M
Reclaim Optimization WNS Slack -0.943  TNS Slack -76.452 Density 0.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.62%|        -|  -0.943| -76.452|   0:00:00.0| 2584.4M|
|    0.62%|        0|  -0.943| -76.452|   0:00:00.0| 2603.5M|
|    0.62%|        0|  -0.943| -76.452|   0:00:00.0| 2603.5M|
|    0.62%|       21|  -0.943| -76.452|   0:00:00.0| 2622.6M|
|    0.60%|      105|  -0.943| -76.463|   0:00:01.0| 2622.6M|
|    0.60%|       13|  -0.943| -76.463|   0:00:00.0| 2622.6M|
|    0.60%|        1|  -0.943| -76.463|   0:00:00.0| 2622.6M|
|    0.60%|        0|  -0.943| -76.463|   0:00:00.0| 2622.6M|
|    0.60%|        0|  -0.943| -76.463|   0:00:00.0| 2622.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.943  TNS Slack -76.463 Density 0.60
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:06.8/0:05:14.0 (0.2), mem = 2622.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2565.47M, totSessionCpu=0:01:07).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:01:06.9/0:05:14.1 (0.2), mem = 2565.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1655  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1568 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1568 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.314922e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2599.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.158e+05 (1.09e+05 1.06e+05)
              Est.  stn bbox = 2.352e+05 (1.19e+05 1.16e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2583.9M
Iteration  9: Total net bbox = 2.126e+05 (1.08e+05 1.05e+05)
              Est.  stn bbox = 2.314e+05 (1.17e+05 1.14e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2581.9M
Iteration 10: Total net bbox = 2.134e+05 (1.08e+05 1.05e+05)
              Est.  stn bbox = 2.322e+05 (1.17e+05 1.15e+05)
              cpu = 0:00:03.2 real = 0:00:04.0 mem = 2608.6M
Iteration 11: Total net bbox = 2.156e+05 (1.09e+05 1.06e+05)
              Est.  stn bbox = 2.345e+05 (1.19e+05 1.16e+05)
              cpu = 0:00:12.4 real = 0:00:12.0 mem = 2735.0M
Iteration 12: Total net bbox = 2.174e+05 (1.10e+05 1.07e+05)
              Est.  stn bbox = 2.364e+05 (1.20e+05 1.17e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 2603.0M
Move report: Timing Driven Placement moves 1553 insts, mean move: 13.57 um, max move: 58.29 um 
	Max move on inst (CORE/FE_OFC150_n1761): (1811.64, 1788.08) --> (1788.28, 1753.14)

Finished Incremental Placement (cpu=0:00:20.8, real=0:00:21.0, mem=2603.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:28 mem=2603.0M) ***
Total net bbox length = 2.184e+05 (1.111e+05 1.073e+05) (ext = 1.565e+05)
Move report: Detail placement moves 1553 insts, mean move: 2.84 um, max move: 11.61 um 
	Max move on inst (CORE/U1952): (1918.65, 1631.76) --> (1917.04, 1621.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2603.0MB
Summary Report:
Instances move: 1553 (out of 1553 movable)
Instances flipped: 0
Mean displacement: 2.84 um
Max displacement: 11.61 um (Instance: CORE/U1952) (1918.65, 1631.76) -> (1917.04, 1621.76)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 2.162e+05 (1.086e+05 1.076e+05) (ext = 1.566e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2603.0MB
*** Finished refinePlace (0:01:28 mem=2603.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1655  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1568 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1568 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265732e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.32 seconds, mem = 2613.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2613.59 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2613.59 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2613.59 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2613.59 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2613.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2613.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5647
[NR-eGR] metal2  (2V) length: 9.630488e+04um, number of vias: 8125
[NR-eGR] metal3  (3H) length: 7.979276e+04um, number of vias: 887
[NR-eGR] metal4  (4V) length: 1.927499e+04um, number of vias: 211
[NR-eGR] metal5  (5H) length: 3.427749e+04um, number of vias: 6
[NR-eGR] metal6  (6V) length: 1.349600e+02um, number of vias: 0
[NR-eGR] Total length: 2.297851e+05um, number of vias: 14876
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.047710e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 2587.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:21.7, real=0:00:22.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2577.6M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1677 and nets=1660 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2583.605M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1721.2M, totSessionCpu=0:01:30 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2591.14)
Total number of fetched objects 1671
End delay calculation. (MEM=2599.57 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2599.57 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:23.8/0:00:23.8 (1.0), totSession cpu/real = 0:01:30.7/0:05:38.0 (0.3), mem = 2599.6M
*** Timing NOT met, worst failing slack is -0.956
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:01:30.8/0:05:38.1 (0.3), mem = 2615.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.956 TNS Slack -76.707 Density 0.60
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.956|-76.683|
|reg2reg   |-0.011| -0.024|
|HEPG      |-0.011| -0.024|
|All Paths |-0.956|-76.707|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.011|   -0.956|  -0.024|  -76.707|    0.60%|   0:00:00.0| 2650.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.009|   -0.956|   0.000|  -76.683|    0.60%|   0:00:01.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.034|   -0.956|   0.000|  -76.683|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.062|   -0.956|   0.000|  -76.683|    0.61%|   0:00:01.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.062|   -0.956|   0.000|  -76.683|    0.61%|   0:00:00.0| 2658.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=2658.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.956|   -0.956| -76.683|  -76.683|    0.61%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[62]                          |
|  -0.928|   -0.928| -75.891|  -75.891|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[21]                          |
|  -0.904|   -0.904| -75.169|  -75.169|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[28]                          |
|  -0.892|   -0.892| -74.636|  -74.636|    0.60%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:01.0| 2658.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2658.7M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2658.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:03.0 mem=2658.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -74.365 Density 0.61
*** Starting refinePlace (0:01:35 mem=2650.7M) ***
Total net bbox length = 2.162e+05 (1.086e+05 1.076e+05) (ext = 1.551e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2650.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2650.7MB
Summary Report:
Instances move: 0 (out of 1548 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.162e+05 (1.086e+05 1.076e+05) (ext = 1.551e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2650.7MB
*** Finished refinePlace (0:01:35 mem=2650.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2650.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2650.7M) ***
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -74.365 Density 0.61
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2650.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2650.7M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2650.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2650.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2650.7M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:01:35.8/0:05:43.1 (0.3), mem = 2588.6M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.892
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:01:35.9/0:05:43.2 (0.3), mem = 2588.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -74.365 Density 0.61
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-74.365|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-74.365|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -74.365|  -74.365|    0.61%|   0:00:00.0| 2609.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -73.260|  -73.260|    0.62%|   0:00:02.0| 2650.9M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -73.228|  -73.228|    0.62%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -72.856|  -72.856|    0.63%|   0:00:02.0| 2650.9M|av_func_mode_max|  default| tetris[27]                          |
|  -0.892|   -0.892| -72.844|  -72.844|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| tetris[27]                          |
|  -0.892|   -0.892| -72.808|  -72.808|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| tetris[27]                          |
|  -0.892|   -0.892| -72.625|  -72.625|    0.63%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
|  -0.892|   -0.892| -71.895|  -71.895|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -71.447|  -71.447|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -71.383|  -71.383|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -70.818|  -70.818|    0.63%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -70.535|  -70.535|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
|  -0.892|   -0.892| -70.204|  -70.204|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -69.917|  -69.917|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.892|   -0.892| -69.836|  -69.836|    0.63%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.892|   -0.892| -69.533|  -69.533|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -69.430|  -69.430|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -69.389|  -69.389|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -69.379|  -69.379|    0.63%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
|  -0.892|   -0.892| -68.992|  -68.992|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.892|   -0.892| -68.891|  -68.891|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.892|   -0.892| -68.488|  -68.488|    0.64%|   0:00:01.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -68.200|  -68.200|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -0.892|   -0.892| -68.137|  -68.137|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -67.843|  -67.843|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -67.798|  -67.798|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -67.747|  -67.747|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.892|   -0.892| -67.686|  -67.686|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.892|   -0.892| -67.668|  -67.668|    0.64%|   0:00:00.0| 2650.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.892|   -0.892| -67.628|  -67.628|    0.64%|   0:00:01.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.892|   -0.892| -67.563|  -67.563|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -67.511|  -67.511|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -67.419|  -67.419|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.892|   -0.892| -67.414|  -67.414|    0.64%|   0:00:01.0| 2669.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.892|   -0.892| -67.320|  -67.320|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
|  -0.892|   -0.892| -67.312|  -67.312|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -0.892|   -0.892| -67.364|  -67.364|    0.64%|   0:00:00.0| 2669.9M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:10.0 mem=2669.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:10.0 mem=2669.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.364|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-67.364|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.364 Density 0.64
*** Starting refinePlace (0:01:48 mem=2650.9M) ***
Total net bbox length = 2.183e+05 (1.094e+05 1.089e+05) (ext = 1.489e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2650.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 127 insts, mean move: 5.44 um, max move: 21.08 um 
	Max move on inst (FE_OCPC188_C_tetris_21): (1987.72, 1747.76) --> (2008.80, 1747.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2654.0MB
Summary Report:
Instances move: 127 (out of 1611 movable)
Instances flipped: 0
Mean displacement: 5.44 um
Max displacement: 21.08 um (Instance: FE_OCPC188_C_tetris_21) (1987.72, 1747.76) -> (2008.8, 1747.76)
	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
Total net bbox length = 2.189e+05 (1.098e+05 1.091e+05) (ext = 1.489e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2654.0MB
*** Finished refinePlace (0:01:48 mem=2654.0M) ***
*** maximum move = 21.08 um ***
*** Finished re-routing un-routed nets (2651.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2651.0M) ***
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.364 Density 0.64
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.364|
|reg2reg   | 0.062|  0.000|
|HEPG      | 0.062|  0.000|
|All Paths |-0.892|-67.364|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:10.0 mem=2651.0M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:12.0/0:00:12.1 (1.0), totSession cpu/real = 0:01:47.9/0:05:55.2 (0.3), mem = 2588.9M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:01:48.0/0:05:55.3 (0.3), mem = 2608.0M
Reclaim Optimization WNS Slack -0.892  TNS Slack -67.364 Density 0.64
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.64%|        -|  -0.892| -67.364|   0:00:00.0| 2608.0M|
|    0.64%|        0|  -0.892| -67.364|   0:00:00.0| 2608.0M|
|    0.64%|        7|  -0.892| -67.359|   0:00:00.0| 2646.2M|
|    0.63%|       66|  -0.892| -67.407|   0:00:00.0| 2646.2M|
|    0.63%|       13|  -0.892| -67.362|   0:00:00.0| 2646.2M|
|    0.63%|        0|  -0.892| -67.362|   0:00:01.0| 2646.2M|
|    0.63%|        0|  -0.892| -67.362|   0:00:00.0| 2646.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.892  TNS Slack -67.362 Density 0.63
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:49 mem=2646.2M) ***
Total net bbox length = 2.188e+05 (1.097e+05 1.090e+05) (ext = 1.489e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2646.2MB
Summary Report:
Instances move: 0 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.188e+05 (1.097e+05 1.090e+05) (ext = 1.489e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2646.2MB
*** Finished refinePlace (0:01:49 mem=2646.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2646.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2646.2M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:49.2/0:05:56.5 (0.3), mem = 2646.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2589.08M, totSessionCpu=0:01:49).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:01:49.2/0:05:56.6 (0.3), mem = 2589.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -67.36|       0|       0|       0|  0.63%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -67.36|       0|       0|       0|  0.63%| 0:00:00.0|  2608.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2608.2M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:49.6/0:05:56.9 (0.3), mem = 2589.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.089 -> -0.089 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -67.362 -> -67.362
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:01:49.6/0:05:56.9 (0.3), mem = 2589.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.362 Density 0.63
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.362|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.362|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -67.362|  -67.362|    0.63%|   0:00:00.0| 2610.2M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -67.027|  -67.027|    0.63%|   0:00:02.0| 2651.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2651.4M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
|  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2651.4M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=2651.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=2651.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.994 Density 0.63
*** Starting refinePlace (0:01:53 mem=2651.4M) ***
Total net bbox length = 2.189e+05 (1.098e+05 1.091e+05) (ext = 1.489e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2651.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 19 insts, mean move: 4.96 um, max move: 13.18 um 
	Max move on inst (CORE/U1404): (1701.90, 1737.68) --> (1705.00, 1747.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2654.4MB
Summary Report:
Instances move: 19 (out of 1611 movable)
Instances flipped: 0
Mean displacement: 4.96 um
Max displacement: 13.18 um (Instance: CORE/U1404) (1701.9, 1737.68) -> (1705, 1747.76)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 2.189e+05 (1.098e+05 1.091e+05) (ext = 1.489e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2654.4MB
*** Finished refinePlace (0:01:53 mem=2654.4M) ***
*** maximum move = 13.18 um ***
*** Finished re-routing un-routed nets (2651.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2651.4M) ***
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.994 Density 0.63
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:02.0 mem=2651.4M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:01:53.0/0:06:00.3 (0.3), mem = 2589.4M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:01:53.0/0:06:00.3 (0.3), mem = 2589.4M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.994 Density 0.63
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2610.4M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -66.994|  -66.994|    0.63%|   0:00:00.0| 2629.5M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2629.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2629.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.994|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-66.994|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2629.5M) ***

*** TnsOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:53.6/0:06:00.9 (0.3), mem = 2589.4M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1735 and nets=1718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2573.926M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2581.46)
Total number of fetched objects 1729
End delay calculation. (MEM=2597.15 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2597.15 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:54 mem=2597.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1713  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1626 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1626 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.292898e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2605.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 1770.8M, totSessionCpu=0:01:55 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.892  |  0.001  | -0.892  |
|           TNS (ns):| -66.996 |  0.000  | -66.996 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.631%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1771.8M, totSessionCpu=0:01:55 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:05, real = 0:01:06, mem = 2523.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:04.6/0:01:05.9 (1.0), totSession cpu/real = 0:01:54.8/0:06:03.4 (0.3), mem = 2523.4M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1711.8M, totSessionCpu=0:01:56 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeHoldViews                 { av_func_mode_min }
setOptMode -activeSetupViews                { av_func_mode_max }
setOptMode -autoSetupViews                  { av_func_mode_max}
setOptMode -autoTDGRSetupViews              { av_func_mode_max}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setOptMode -optimizeFF                      true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -usefulSkew                 true
setAnalysisMode -virtualIPO                 false

*** place_opt_design #2 [begin] : totSession cpu/real = 0:01:55.7/0:06:19.6 (0.3), mem = 2524.0M
*** Starting GigaPlace ***
*** GlobalPlace #2 [begin] : totSession cpu/real = 0:01:55.8/0:06:19.7 (0.3), mem = 2524.0M
*** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.8/0:06:19.7 (0.3), mem = 2524.0M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1711.8M, totSessionCpu=0:01:56 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #2 [begin] : totSession cpu/real = 0:01:55.8/0:06:19.7 (0.3), mem = 2524.0M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1716.5M, totSessionCpu=0:01:57 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2546.06 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1713  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1626 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1626 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.300710e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        13( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2580.57 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2580.57 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.57 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2580.57 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2580.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5764
[NR-eGR] metal2  (2V) length: 9.974568e+04um, number of vias: 8242
[NR-eGR] metal3  (3H) length: 8.288408e+04um, number of vias: 908
[NR-eGR] metal4  (4V) length: 1.723921e+04um, number of vias: 239
[NR-eGR] metal5  (5H) length: 3.330330e+04um, number of vias: 6
[NR-eGR] metal6  (6V) length: 1.562400e+02um, number of vias: 0
[NR-eGR] Total length: 2.333285e+05um, number of vias: 15159
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.245830e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 2543.05 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1735 and nets=1718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2532.051M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2547.59)
Total number of fetched objects 1729
End delay calculation. (MEM=2556.01 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2556.01 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:00 mem=2556.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.891  |
|           TNS (ns):| -67.355 |
|    Violating Paths:|   107   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.631%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1715.9M, totSessionCpu=0:02:00 **
*** InitOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:02:00.1/0:06:24.0 (0.3), mem = 2526.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2526.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2526.3M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:02:00.2/0:06:24.1 (0.3), mem = 2526.3M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:02.3/0:06:26.2 (0.3), mem = 2589.7M

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:02:02.4/0:06:26.3 (0.3), mem = 2589.7M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.891  TNS Slack -67.355 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.891| -67.355|    0.63%|   0:00:00.0| 2608.8M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.283|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.326|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.326|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.150|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.051|    0.63%|   0:00:01.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.051|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.051|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.054|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.046|    0.63%|   0:00:00.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
|  -0.891| -67.046|    0.63%|   0:00:01.0| 2653.5M|av_func_mode_max|  default| tetris[50]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2653.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2653.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.891  TNS Slack -67.046 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:02:06.6/0:06:30.5 (0.3), mem = 2591.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.891
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:02:06.7/0:06:30.6 (0.3), mem = 2610.5M
Reclaim Optimization WNS Slack -0.891  TNS Slack -67.046 Density 0.63
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.63%|        -|  -0.891| -67.046|   0:00:00.0| 2612.5M|
|    0.63%|        0|  -0.891| -67.046|   0:00:00.0| 2631.6M|
|    0.63%|        0|  -0.891| -67.046|   0:00:00.0| 2631.6M|
|    0.63%|        1|  -0.891| -67.045|   0:00:00.0| 2650.7M|
|    0.63%|       29|  -0.891| -67.175|   0:00:00.0| 2650.7M|
|    0.63%|        2|  -0.891| -67.175|   0:00:00.0| 2650.7M|
|    0.63%|        0|  -0.891| -67.175|   0:00:00.0| 2650.7M|
|    0.63%|        0|  -0.891| -67.175|   0:00:00.0| 2650.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.891  TNS Slack -67.175 Density 0.63
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:09.1/0:06:33.0 (0.3), mem = 2650.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2593.59M, totSessionCpu=0:02:09).
*** IncrReplace #2 [begin] : totSession cpu/real = 0:02:09.2/0:06:33.0 (0.3), mem = 2593.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1711  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1624 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1624 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.292696e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 2622.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.194e+05 (1.11e+05 1.08e+05)
              Est.  stn bbox = 2.372e+05 (1.20e+05 1.17e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2602.0M
Iteration  9: Total net bbox = 2.156e+05 (1.09e+05 1.06e+05)
              Est.  stn bbox = 2.330e+05 (1.18e+05 1.15e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2602.0M
Iteration 10: Total net bbox = 2.147e+05 (1.09e+05 1.06e+05)
              Est.  stn bbox = 2.321e+05 (1.17e+05 1.15e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 2621.7M
Iteration 11: Total net bbox = 2.166e+05 (1.10e+05 1.07e+05)
              Est.  stn bbox = 2.341e+05 (1.18e+05 1.16e+05)
              cpu = 0:00:10.1 real = 0:00:10.0 mem = 2746.0M
Iteration 12: Total net bbox = 2.188e+05 (1.11e+05 1.08e+05)
              Est.  stn bbox = 2.365e+05 (1.19e+05 1.17e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2614.0M
Move report: Timing Driven Placement moves 1609 insts, mean move: 7.63 um, max move: 176.43 um 
	Max move on inst (CORE/FE_OCPC252_C_in_valid): (983.94, 2957.36) --> (1060.24, 2857.23)

Finished Incremental Placement (cpu=0:00:16.6, real=0:00:16.0, mem=2614.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:26 mem=2614.0M) ***
Total net bbox length = 2.196e+05 (1.113e+05 1.084e+05) (ext = 1.492e+05)
Move report: Detail placement moves 1609 insts, mean move: 3.15 um, max move: 14.98 um 
	Max move on inst (CORE/U978): (1837.40, 1611.20) --> (1837.06, 1596.56)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2614.0MB
Summary Report:
Instances move: 1609 (out of 1609 movable)
Instances flipped: 0
Mean displacement: 3.15 um
Max displacement: 14.98 um (Instance: CORE/U978) (1837.4, 1611.2) -> (1837.06, 1596.56)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.176e+05 (1.088e+05 1.088e+05) (ext = 1.493e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2614.0MB
*** Finished refinePlace (0:02:26 mem=2614.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1711  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1624 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1624 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.274401e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2624.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2624.64 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2624.64 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2624.64 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2624.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5760
[NR-eGR] metal2  (2V) length: 9.954832e+04um, number of vias: 8249
[NR-eGR] metal3  (3H) length: 8.136508e+04um, number of vias: 862
[NR-eGR] metal4  (4V) length: 1.656549e+04um, number of vias: 232
[NR-eGR] metal5  (5H) length: 3.303044e+04um, number of vias: 12
[NR-eGR] metal6  (6V) length: 3.390800e+02um, number of vias: 0
[NR-eGR] Total length: 2.308484e+05um, number of vias: 15115
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.049050e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2602.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:17.6, real=0:00:18.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2594.6M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1733 and nets=1716 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2600.656M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1751.5M, totSessionCpu=0:02:28 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2616.2)
Total number of fetched objects 1727
End delay calculation. (MEM=2632.62 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2632.62 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 0:02:28.9/0:06:52.8 (0.4), mem = 2632.6M
*** Timing NOT met, worst failing slack is -0.892
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:02:29.0/0:06:52.8 (0.4), mem = 2648.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   |-0.000| -0.000|
|HEPG      |-0.000| -0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.000|   -0.892|  -0.000|  -67.134|    0.63%|   0:00:00.0| 2683.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.020|   -0.892|   0.000|  -67.134|    0.63%|   0:00:01.0| 2683.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_2_/D      |
|   0.034|   -0.892|   0.000|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.057|   -0.892|   0.000|  -67.134|    0.63%|   0:00:01.0| 2691.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.057|   -0.892|   0.000|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=2691.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2691.7M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2691.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=2691.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
*** Starting refinePlace (0:02:33 mem=2683.7M) ***
Total net bbox length = 2.177e+05 (1.088e+05 1.088e+05) (ext = 1.493e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2683.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.7MB
Summary Report:
Instances move: 0 (out of 1610 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.177e+05 (1.088e+05 1.088e+05) (ext = 1.493e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2683.7MB
*** Finished refinePlace (0:02:33 mem=2683.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2683.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2683.7M) ***
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2683.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2683.7M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2683.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2683.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2683.7M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:33.5/0:06:57.4 (0.4), mem = 2621.6M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.892
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 0:02:33.5/0:06:57.4 (0.4), mem = 2621.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.134 Density 0.63
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.134|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-67.134|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -67.134|  -67.134|    0.63%|   0:00:00.0| 2642.7M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -66.974|  -66.974|    0.63%|   0:00:03.0| 2683.9M|av_func_mode_max|  default| tetris[27]                          |
|  -0.892|   -0.892| -66.963|  -66.963|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| tetris[27]                          |
|  -0.892|   -0.892| -66.915|  -66.915|    0.63%|   0:00:01.0| 2683.9M|av_func_mode_max|  default| tetris[21]                          |
|  -0.892|   -0.892| -66.843|  -66.843|    0.63%|   0:00:02.0| 2683.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.892|   -0.892| -66.828|  -66.828|    0.63%|   0:00:01.0| 2683.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.892|   -0.892| -66.806|  -66.806|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
|  -0.892|   -0.892| -66.745|  -66.745|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
|  -0.892|   -0.892| -66.707|  -66.707|    0.63%|   0:00:00.0| 2683.9M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
|  -0.892|   -0.892| -66.707|  -66.707|    0.63%|   0:00:01.0| 2683.9M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:08.0 mem=2683.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:08.0 mem=2683.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.707|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-66.707|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.707 Density 0.63
*** Starting refinePlace (0:02:43 mem=2683.9M) ***
Total net bbox length = 2.177e+05 (1.089e+05 1.089e+05) (ext = 1.492e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2683.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 48 insts, mean move: 4.41 um, max move: 18.84 um 
	Max move on inst (CORE/U1243): (1741.58, 1727.60) --> (1737.86, 1712.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2687.0MB
Summary Report:
Instances move: 48 (out of 1618 movable)
Instances flipped: 0
Mean displacement: 4.41 um
Max displacement: 18.84 um (Instance: CORE/U1243) (1741.58, 1727.6) -> (1737.86, 1712.48)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
Total net bbox length = 2.179e+05 (1.090e+05 1.089e+05) (ext = 1.492e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2687.0MB
*** Finished refinePlace (0:02:43 mem=2687.0M) ***
*** maximum move = 18.84 um ***
*** Finished re-routing un-routed nets (2684.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2684.0M) ***
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.707 Density 0.63
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.707|
|reg2reg   | 0.057|  0.000|
|HEPG      | 0.057|  0.000|
|All Paths |-0.892|-66.707|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=2684.0M) ***

*** TnsOpt #4 [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:02:43.0/0:07:06.9 (0.4), mem = 2621.9M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:02:43.1/0:07:06.9 (0.4), mem = 2641.0M
Reclaim Optimization WNS Slack -0.892  TNS Slack -66.707 Density 0.63
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.63%|        -|  -0.892| -66.707|   0:00:00.0| 2641.0M|
|    0.63%|        0|  -0.892| -66.707|   0:00:00.0| 2660.1M|
|    0.63%|        6|  -0.892| -66.666|   0:00:00.0| 2679.1M|
|    0.63%|       54|  -0.892| -66.876|   0:00:01.0| 2679.1M|
|    0.63%|        0|  -0.892| -66.876|   0:00:00.0| 2679.1M|
|    0.63%|        0|  -0.892| -66.876|   0:00:00.0| 2679.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.892  TNS Slack -66.876 Density 0.63
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:44 mem=2679.1M) ***
Total net bbox length = 2.179e+05 (1.090e+05 1.089e+05) (ext = 1.492e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2679.1MB
Summary Report:
Instances move: 0 (out of 1612 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.179e+05 (1.090e+05 1.089e+05) (ext = 1.492e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2679.1MB
*** Finished refinePlace (0:02:44 mem=2679.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2679.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2679.1M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:44.3/0:07:08.1 (0.4), mem = 2679.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2622.06M, totSessionCpu=0:02:44).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:02:44.3/0:07:08.2 (0.4), mem = 2622.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -66.88|       0|       0|       0|  0.63%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -66.88|       0|       0|       0|  0.63%| 0:00:00.0|  2641.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2641.1M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:44.6/0:07:08.5 (0.4), mem = 2622.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.090 -> -0.090 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -66.876 -> -66.876
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #5 [begin] : totSession cpu/real = 0:02:44.7/0:07:08.5 (0.4), mem = 2622.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -66.876 Density 0.63
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-66.875|
|reg2reg   |-0.001| -0.001|
|HEPG      |-0.001| -0.001|
|All Paths |-0.892|-66.876|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.001|   -0.892|  -0.001|  -66.876|    0.63%|   0:00:00.0| 2643.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.000|   -0.892|   0.000|  -66.875|    0.63%|   0:00:00.0| 2681.3M|av_func_mode_max|       NA| NA                                  |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2681.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -66.875|  -66.875|    0.63%|   0:00:00.0| 2681.3M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:03.0| 2684.4M|av_func_mode_max|  default| CORE/position_f_reg_2_/D            |
|  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:00.0| 2684.4M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=2684.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=2684.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.026 Density 0.63
*** Starting refinePlace (0:02:48 mem=2684.4M) ***
Total net bbox length = 2.162e+05 (1.084e+05 1.078e+05) (ext = 1.491e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2684.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 0.62 um, max move: 0.62 um 
	Max move on inst (CORE/FE_OCPC286_C_in_valid): (1685.78, 1752.80) --> (1685.16, 1752.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2684.4MB
Summary Report:
Instances move: 2 (out of 1612 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 0.62 um (Instance: CORE/FE_OCPC286_C_in_valid) (1685.78, 1752.8) -> (1685.16, 1752.8)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 2.162e+05 (1.084e+05 1.078e+05) (ext = 1.491e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2684.4MB
*** Finished refinePlace (0:02:48 mem=2684.4M) ***
*** maximum move = 0.62 um ***
*** Finished re-routing un-routed nets (2684.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2684.4M) ***
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.026 Density 0.63
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2684.4M) ***

*** TnsOpt #5 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:47.9/0:07:11.8 (0.4), mem = 2622.3M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #6 [begin] : totSession cpu/real = 0:02:48.0/0:07:11.8 (0.4), mem = 2622.3M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.892 TNS Slack -67.026 Density 0.63
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:00.0| 2643.4M|av_func_mode_max|  default| tetris[50]                          |
|  -0.892|   -0.892| -67.026|  -67.026|    0.63%|   0:00:00.0| 2662.4M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2662.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2662.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.892|-67.026|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.892|-67.026|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2662.4M) ***

*** TnsOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:48.6/0:07:12.5 (0.4), mem = 2622.4M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1736 and nets=1719 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2606.848M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2614.39)
Total number of fetched objects 1730
End delay calculation. (MEM=2630.07 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2630.07 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:49 mem=2630.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1714  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1627 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.579280e+03um
[NR-eGR] Layer group 2: route 1624 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.259785e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2638.08 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1792.7M, totSessionCpu=0:02:50 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.892  |  0.001  | -0.892  |
|           TNS (ns):| -67.023 |  0.000  | -67.023 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.626%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 1793.5M, totSessionCpu=0:02:50 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:54, real = 0:00:55, mem = 2556.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:54.2/0:00:55.7 (1.0), totSession cpu/real = 0:02:49.9/0:07:15.3 (0.4), mem = 2556.4M
<CMD> setDrawView place
<CMD> zoomBox -39.51800 851.98900 3739.03300 2751.48900
<CMD> zoomBox 690.28500 1228.45800 3010.78800 2394.98900
<CMD> zoomBox 1089.26700 1419.06500 2514.34700 2135.46100
<CMD> zoomBox 1259.16300 1501.81900 2288.78500 2019.41600
<CMD> zoomBox 1458.36100 1615.02300 1995.83200 1885.21300
<CMD> zoomBox 1359.05400 1560.52800 2102.96000 1934.49400
<CMD> zoomBox 1275.06100 1534.63600 2150.24500 1974.59600
<CMD> gui_select -rect {1619.76700 1797.24400 2032.36100 1569.36900}
**WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
<CMD> zoomBox 1150.15000 1515.04000 2179.77800 2032.64000
<CMD> zoomBox 1003.19600 1491.98600 2214.52300 2100.92700
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
<CMD> zoomBox 483.89400 1203.10400 2804.41800 2369.64500
<CMD> zoomBox -199.10800 827.84800 3579.47900 2727.36600
<CMD> zoomBox -2258.87800 -5.25600 4979.70700 3633.62400
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MX is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R0 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation MY is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (IMPFP-10137):	Object doesn't snap to the closest row site core_5040 since the orientation R180 is not compatible with the orientation of row site core_5040.**WARN: (EMS-27):	Message (IMPFP-10137) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
<CMD> undo
<CMD> undo
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (IMPFP-5415):	You have selected 1689 items. It will use a lot of memory to support redo/undo. Use option '-withoutUndoRedo' to reduce memory usage.
**WARN: (EMS-27):	Message (IMPFP-5415) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2630.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	            Mar   CShort    Short   OffGrd   MetSpc   Totals
	metal1      875        0        0        4        5      884
	via           0       42        0        0        0       42
	metal2        3        0        0        2        0        5
	via2          0       22        0        0        0       22
	metal3        0        0        0        5        0        5
	metal4        2        0       14        3        0       19
	metal5        1        0       13        4        0       18
	metal6        0        0        1        3        1        5
	Totals      881       64       28       21        6     1000

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:03:01.4/0:08:39.0 (0.3), mem = 2636.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2620.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.892  |  0.001  | -0.892  |
|           TNS (ns):| -67.023 |  0.000  | -67.023 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.626%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.34 sec
Total Real time: 2.0 sec
Total Memory Usage: 2624.234375 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.3/0:00:01.7 (0.2), totSession cpu/real = 0:03:01.7/0:08:40.7 (0.3), mem = 2624.2M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1845.2M, totSessionCpu=0:03:02 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeHoldViews                 { av_func_mode_min }
setOptMode -activeSetupViews                { av_func_mode_max }
setOptMode -autoSetupViews                  { av_func_mode_max}
setOptMode -autoTDGRSetupViews              { av_func_mode_max}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setOptMode -optimizeFF                      true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -usefulSkew                 true
setAnalysisMode -virtualIPO                 false

*** place_opt_design #3 [begin] : totSession cpu/real = 0:03:02.0/0:08:47.0 (0.3), mem = 2624.8M
*** Starting GigaPlace ***
*** GlobalPlace #3 [begin] : totSession cpu/real = 0:03:02.2/0:08:47.2 (0.3), mem = 2624.9M
*** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:02.2/0:08:47.2 (0.3), mem = 2624.9M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1845.2M, totSessionCpu=0:03:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #3 [begin] : totSession cpu/real = 0:03:02.2/0:08:47.2 (0.3), mem = 2624.9M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1850.0M, totSessionCpu=0:03:04 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2649.92 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1714  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1627 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.058080e+03um
[NR-eGR] Layer group 2: route 1624 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.926325e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        30( 0.01%)        12( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)        17( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               47( 0.00%)        12( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2728.36 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2728.36 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2728.36 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2728.36 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2728.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5767
[NR-eGR] metal2  (2V) length: 9.927884e+04um, number of vias: 8125
[NR-eGR] metal3  (3H) length: 9.025712e+04um, number of vias: 1140
[NR-eGR] metal4  (4V) length: 4.521017e+04um, number of vias: 279
[NR-eGR] metal5  (5H) length: 5.462324e+04um, number of vias: 33
[NR-eGR] metal6  (6V) length: 6.541920e+03um, number of vias: 0
[NR-eGR] Total length: 2.959113e+05um, number of vias: 15344
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.121610e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 2679.85 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1736 and nets=1719 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2669.848M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2685.39)
Total number of fetched objects 1730
End delay calculation. (MEM=2701.81 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2701.81 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:07 mem=2701.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.120  |
|           TNS (ns):| -74.805 |
|    Violating Paths:|   111   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.626%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1851.5M, totSessionCpu=0:03:07 **
*** InitOpt #3 [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:06.8/0:08:51.7 (0.4), mem = 2670.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2670.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2670.1M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #3 [begin] : totSession cpu/real = 0:03:06.9/0:08:51.9 (0.4), mem = 2670.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #3 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:03:09.1/0:08:54.1 (0.4), mem = 2739.2M

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:03:09.2/0:08:54.1 (0.4), mem = 2739.2M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.120  TNS Slack -74.805 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.120| -74.805|    0.63%|   0:00:00.0| 2758.3M|av_func_mode_max|  default| tetris[3]                           |
|  -1.108| -73.251|    0.62%|   0:00:01.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -73.231|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -73.231|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -73.027|    0.62%|   0:00:01.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.954|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.954|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.954|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.670|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.513|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.385|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.385|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.385|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.345|    0.62%|   0:00:00.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
|  -1.108| -72.345|    0.62%|   0:00:01.0| 2801.5M|av_func_mode_max|  default| tetris[50]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2801.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2801.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -1.108  TNS Slack -72.345 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:03:13.6/0:08:58.5 (0.4), mem = 2739.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.108
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:03:13.7/0:08:58.6 (0.4), mem = 2758.5M
Reclaim Optimization WNS Slack -1.108  TNS Slack -72.345 Density 0.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.62%|        -|  -1.108| -72.345|   0:00:00.0| 2760.5M|
|    0.62%|        0|  -1.108| -72.345|   0:00:00.0| 2779.6M|
|    0.62%|        0|  -1.108| -72.345|   0:00:00.0| 2779.6M|
|    0.62%|        4|  -1.108| -72.309|   0:00:00.0| 2798.7M|
|    0.61%|       26|  -1.108| -72.399|   0:00:00.0| 2798.7M|
|    0.61%|        0|  -1.108| -72.399|   0:00:00.0| 2798.7M|
|    0.61%|        0|  -1.108| -72.399|   0:00:00.0| 2798.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.108  TNS Slack -72.399 Density 0.61
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:02.3/0:00:02.2 (1.0), totSession cpu/real = 0:03:16.0/0:09:00.8 (0.4), mem = 2798.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2741.58M, totSessionCpu=0:03:16).
*** IncrReplace #3 [begin] : totSession cpu/real = 0:03:16.1/0:09:00.9 (0.4), mem = 2741.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1696  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1609 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.058080e+03um
[NR-eGR] Layer group 2: route 1606 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.741810e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        29( 0.01%)        11( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)        17( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               46( 0.00%)        11( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2778.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.527e+05 (1.30e+05 1.22e+05)
              Est.  stn bbox = 2.694e+05 (1.41e+05 1.28e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2762.0M
Iteration  9: Total net bbox = 2.496e+05 (1.24e+05 1.25e+05)
              Est.  stn bbox = 2.668e+05 (1.35e+05 1.32e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 2762.0M
Iteration 10: Total net bbox = 2.508e+05 (1.25e+05 1.26e+05)
              Est.  stn bbox = 2.683e+05 (1.35e+05 1.33e+05)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 2771.7M
Iteration 11: Total net bbox = 2.531e+05 (1.26e+05 1.27e+05)
              Est.  stn bbox = 2.705e+05 (1.37e+05 1.34e+05)
              cpu = 0:00:07.6 real = 0:00:08.0 mem = 2861.9M
Iteration 12: Total net bbox = 2.548e+05 (1.27e+05 1.28e+05)
              Est.  stn bbox = 2.723e+05 (1.37e+05 1.35e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 2764.9M
Move report: Timing Driven Placement moves 1594 insts, mean move: 115.99 um, max move: 620.80 um 
	Max move on inst (FE_OCPC217_C_tetris_41): (1933.16, 1168.16) --> (2065.92, 680.12)

Finished Incremental Placement (cpu=0:00:16.2, real=0:00:16.0, mem=2764.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:33 mem=2764.9M) ***
Total net bbox length = 2.558e+05 (1.277e+05 1.281e+05) (ext = 1.769e+05)
Move report: Detail placement moves 1594 insts, mean move: 3.10 um, max move: 22.10 um 
	Max move on inst (CORE/U2048): (2720.70, 2620.89) --> (2712.50, 2634.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2764.9MB
Summary Report:
Instances move: 1594 (out of 1594 movable)
Instances flipped: 0
Mean displacement: 3.10 um
Max displacement: 22.10 um (Instance: CORE/U2048) (2720.7, 2620.89) -> (2712.5, 2634.8)
	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: OAI222S
Total net bbox length = 2.539e+05 (1.253e+05 1.286e+05) (ext = 1.768e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2764.9MB
*** Finished refinePlace (0:03:33 mem=2764.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1696  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1609 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.002640e+03um
[NR-eGR] Layer group 2: route 1606 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.645698e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         9( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        12( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2774.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2774.57 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2774.57 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2774.57 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2774.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2774.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5731
[NR-eGR] metal2  (2V) length: 1.030447e+05um, number of vias: 8165
[NR-eGR] metal3  (3H) length: 8.986156e+04um, number of vias: 1001
[NR-eGR] metal4  (4V) length: 2.729315e+04um, number of vias: 249
[NR-eGR] metal5  (5H) length: 4.174460e+04um, number of vias: 33
[NR-eGR] metal6  (6V) length: 5.734400e+03um, number of vias: 0
[NR-eGR] Total length: 2.676784e+05um, number of vias: 15179
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.021850e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2753.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:17.4, real=0:00:18.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2741.6M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1718 and nets=1701 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2747.582M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1884.6M, totSessionCpu=0:03:35 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2763.12)
Total number of fetched objects 1712
End delay calculation. (MEM=2779.55 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2779.55 CPU=0:00:00.3 REAL=0:00:01.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:19.4/0:00:19.4 (1.0), totSession cpu/real = 0:03:35.4/0:09:20.4 (0.4), mem = 2779.5M
*** Timing NOT met, worst failing slack is -1.092
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 0:03:35.5/0:09:20.4 (0.4), mem = 2795.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.092 TNS Slack -70.780 Density 0.61
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.092|-70.405|
|reg2reg   |-0.074| -0.376|
|HEPG      |-0.074| -0.376|
|All Paths |-1.092|-70.780|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.074|   -1.092|  -0.376|  -70.780|    0.61%|   0:00:00.0| 2830.6M|av_func_mode_max|  reg2reg| CORE/map_f_reg_6__0_/D              |
|   0.028|   -1.092|   0.000|  -70.405|    0.62%|   0:00:00.0| 2830.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.037|   -1.092|   0.000|  -70.404|    0.62%|   0:00:01.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.039|   -1.092|   0.000|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.070|   -1.092|   0.000|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.070|   -1.092|   0.000|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=2838.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.092|   -1.092| -70.404|  -70.404|    0.62%|   0:00:00.0| 2838.6M|av_func_mode_max|  default| tetris[50]                          |
|  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:01.0| 2838.6M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2838.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=2838.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -70.240 Density 0.62
*** Starting refinePlace (0:03:40 mem=2831.6M) ***
Total net bbox length = 2.539e+05 (1.253e+05 1.286e+05) (ext = 1.769e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2831.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2831.6MB
Summary Report:
Instances move: 0 (out of 1600 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.539e+05 (1.253e+05 1.286e+05) (ext = 1.769e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2831.6MB
*** Finished refinePlace (0:03:40 mem=2831.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2831.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2831.6M) ***
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -70.240 Density 0.62
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:00.0| 2831.6M|av_func_mode_max|  default| tetris[50]                          |
|  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:00.0| 2831.6M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2831.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2831.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2831.6M) ***

*** WnsOpt #3 [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:03:40.1/0:09:25.1 (0.4), mem = 2769.6M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.067
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #7 [begin] : totSession cpu/real = 0:03:40.1/0:09:25.1 (0.4), mem = 2769.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -70.240 Density 0.62
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-70.240|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-70.240|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.067|   -1.067| -70.240|  -70.240|    0.62%|   0:00:00.0| 2790.6M|av_func_mode_max|  default| tetris[50]                          |
|  -1.067|   -1.067| -69.986|  -69.986|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| tetris[52]                          |
|  -1.067|   -1.067| -69.931|  -69.931|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[52]                          |
|  -1.067|   -1.067| -69.791|  -69.791|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| tetris[41]                          |
|  -1.067|   -1.067| -69.754|  -69.754|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[58]                          |
|  -1.067|   -1.067| -69.690|  -69.690|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| tetris[43]                          |
|  -1.067|   -1.067| -69.652|  -69.652|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[39]                          |
|  -1.067|   -1.067| -69.598|  -69.598|    0.63%|   0:00:01.0| 2831.9M|av_func_mode_max|  default| fail                                |
|  -1.067|   -1.067| -69.524|  -69.524|    0.63%|   0:00:00.0| 2831.9M|av_func_mode_max|  default| tetris[1]                           |
|  -1.067|   -1.067| -69.394|  -69.394|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -1.067|   -1.067| -69.371|  -69.371|    0.63%|   0:00:01.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -1.067|   -1.067| -69.355|  -69.355|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__2_/D  |
|  -1.067|   -1.067| -69.343|  -69.343|    0.63%|   0:00:01.0| 2850.9M|av_func_mode_max|  default| CORE/bottom_f_reg_1__3_/D           |
|  -1.067|   -1.067| -69.310|  -69.310|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__2_/D  |
|  -1.067|   -1.067| -69.335|  -69.335|    0.63%|   0:00:00.0| 2850.9M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:06.0 mem=2850.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2850.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-69.335|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-69.335|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -69.335 Density 0.63
*** Starting refinePlace (0:03:48 mem=2831.9M) ***
Total net bbox length = 2.540e+05 (1.253e+05 1.287e+05) (ext = 1.777e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2831.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 50 insts, mean move: 3.98 um, max move: 11.32 um 
	Max move on inst (FE_OCPC243_C_tetris_37): (2588.50, 2549.12) --> (2589.74, 2539.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2835.0MB
Summary Report:
Instances move: 50 (out of 1613 movable)
Instances flipped: 0
Mean displacement: 3.98 um
Max displacement: 11.32 um (Instance: FE_OCPC243_C_tetris_37) (2588.5, 2549.12) -> (2589.74, 2539.04)
	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.777e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2835.0MB
*** Finished refinePlace (0:03:48 mem=2835.0M) ***
*** maximum move = 11.32 um ***
*** Finished re-routing un-routed nets (2832.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2832.0M) ***
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -69.335 Density 0.63
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-69.335|
|reg2reg   | 0.070|  0.000|
|HEPG      | 0.070|  0.000|
|All Paths |-1.067|-69.335|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=2832.0M) ***

*** TnsOpt #7 [finish] : cpu/real = 0:00:07.9/0:00:07.9 (1.0), totSession cpu/real = 0:03:48.1/0:09:33.0 (0.4), mem = 2769.9M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:03:48.1/0:09:33.0 (0.4), mem = 2789.0M
Reclaim Optimization WNS Slack -1.067  TNS Slack -69.335 Density 0.63
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.63%|        -|  -1.067| -69.335|   0:00:00.0| 2789.0M|
|    0.63%|        0|  -1.067| -69.335|   0:00:00.0| 2808.1M|
|    0.63%|        6|  -1.067| -69.333|   0:00:01.0| 2827.1M|
|    0.62%|       52|  -1.067| -69.458|   0:00:00.0| 2827.1M|
|    0.62%|        3|  -1.067| -69.448|   0:00:00.0| 2827.1M|
|    0.62%|        0|  -1.067| -69.448|   0:00:00.0| 2827.1M|
|    0.62%|        0|  -1.067| -69.448|   0:00:00.0| 2827.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.067  TNS Slack -69.448 Density 0.62
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:49 mem=2827.1M) ***
Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.777e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2827.1MB
Summary Report:
Instances move: 0 (out of 1607 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.777e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2827.1MB
*** Finished refinePlace (0:03:49 mem=2827.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2827.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2827.1M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:49.3/0:09:34.3 (0.4), mem = 2827.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2770.06M, totSessionCpu=0:03:49).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:03:49.4/0:09:34.3 (0.4), mem = 2770.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.07|   -69.45|       0|       0|       0|  0.62%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.07|   -69.45|       0|       0|       0|  0.62%| 0:00:00.0|  2789.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2789.1M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:49.7/0:09:34.6 (0.4), mem = 2770.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.107 -> -0.107 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -69.448 -> -69.448
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #8 [begin] : totSession cpu/real = 0:03:49.7/0:09:34.7 (0.4), mem = 2770.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -69.448 Density 0.62
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-69.448|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-69.448|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.067|   -1.067| -69.448|  -69.448|    0.62%|   0:00:00.0| 2791.1M|av_func_mode_max|  default| tetris[50]                          |
|  -1.067|   -1.067| -69.385|  -69.385|    0.62%|   0:00:02.0| 2832.4M|av_func_mode_max|  default| tetris_valid                        |
|  -1.067|   -1.067| -69.282|  -69.282|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -1.067|   -1.067| -69.255|  -69.255|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -1.067|   -1.067| -69.117|  -69.117|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -1.067|   -1.067| -68.936|  -68.936|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -1.067|   -1.067| -68.898|  -68.898|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -1.067|   -1.067| -68.803|  -68.803|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:01.0| 2832.4M|av_func_mode_max|  default| CORE/cnt_f_reg_0_/D                 |
|  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2832.4M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=2832.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:03.0 mem=2832.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -68.798 Density 0.62
*** Starting refinePlace (0:03:53 mem=2832.4M) ***
Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.775e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2832.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 3 insts, mean move: 3.75 um, max move: 6.28 um 
	Max move on inst (FE_OCPC315_C_tetris_14): (2822.24, 2554.16) --> (2821.00, 2559.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2835.4MB
Summary Report:
Instances move: 3 (out of 1606 movable)
Instances flipped: 0
Mean displacement: 3.75 um
Max displacement: 6.28 um (Instance: FE_OCPC315_C_tetris_14) (2822.24, 2554.16) -> (2821, 2559.2)
	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: INV8
Total net bbox length = 2.541e+05 (1.254e+05 1.287e+05) (ext = 1.775e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2835.4MB
*** Finished refinePlace (0:03:53 mem=2835.4M) ***
*** maximum move = 6.28 um ***
*** Finished re-routing un-routed nets (2832.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2832.4M) ***
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -68.798 Density 0.62
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2832.4M) ***

*** TnsOpt #8 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:03:52.7/0:09:37.6 (0.4), mem = 2770.3M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #9 [begin] : totSession cpu/real = 0:03:52.7/0:09:37.6 (0.4), mem = 2770.3M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -68.798 Density 0.62
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2791.4M|av_func_mode_max|  default| tetris[50]                          |
|  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2810.5M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -1.067|   -1.067| -68.798|  -68.798|    0.62%|   0:00:00.0| 2810.5M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2810.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2810.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.067|-68.798|
|reg2reg   | 0.004|  0.000|
|HEPG      | 0.004|  0.000|
|All Paths |-1.067|-68.798|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2810.5M) ***

*** TnsOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:53.3/0:09:38.3 (0.4), mem = 2770.4M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1730 and nets=1713 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2754.906M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2762.45)
Total number of fetched objects 1724
End delay calculation. (MEM=2778.13 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2778.13 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:54 mem=2778.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 19436 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 19436
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1708  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1621 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.317392e+04um
[NR-eGR] Layer group 2: route 1613 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.647966e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2786.14 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1929.2M, totSessionCpu=0:03:54 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.067  |  0.003  | -1.067  |
|           TNS (ns):| -68.805 |  0.000  | -68.805 |
|    Violating Paths:|   97    |    0    |   97    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.621%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 1922.1M, totSessionCpu=0:03:55 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:53, real = 0:00:54, mem = 2704.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #3 [finish] : cpu/real = 0:00:52.6/0:00:54.0 (1.0), totSession cpu/real = 0:03:54.6/0:09:41.0 (0.4), mem = 2704.4M
<CMD> zoomBox -734.84700 608.52900 3710.54900 2843.25600
<CMD> zoomBox 213.43200 977.40000 2943.46300 2349.80300
<CMD> zoomBox 918.86500 1324.23200 2343.96100 2040.63600
<CMD> zoomBox 1216.13700 1470.38900 2091.32700 1910.35200
<CMD> zoomBox 1346.48400 1537.48700 1978.80900 1855.36100
<CMD> zoomBox 1493.58600 1644.04200 1823.66800 1809.97600
<CMD> zoomBox 1577.73900 1691.76400 1750.04500 1778.38300
<CMD> zoomBox 1462.64400 1627.29400 1850.98000 1822.51300
<CMD> zoomBox 1332.64400 1554.51700 1964.98600 1872.39900
<CMD> gui_select -rect {1640.64000 1796.73100 1747.10700 1596.72400}
<CMD> deselectAll
<CMD> uiSetTool select
<CMD> gui_select -rect {1635.69700 1796.35100 1735.70000 1609.27200}
<CMD> deselectAll
<CMD> deselectAll
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> setLayerPreference via -isVisible 0
<CMD> setLayerPreference metal2 -isVisible 0
<CMD> setLayerPreference via2 -isVisible 0
<CMD> setLayerPreference metal3 -isVisible 0
<CMD> zoomBox 1507.49100 1634.22700 1837.57800 1800.16400
<CMD> zoomBox 1599.72700 1676.73100 1772.03700 1763.35200
<CMD> selectWire 340.3800 1722.1800 2990.8800 1722.9400 1 VCC
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 340.3800 1727.2200 2990.8800 1727.9800 1 GND
<CMD> deselectAll
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 340.3800 1727.2200 2990.8800 1727.9800 1 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 340.3800 1732.2600 2990.8800 1733.0200 1 VCC
<CMD> deleteSelectedFromFPlan

--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 15:59:45 2024
  Total CPU time:     0:04:09
  Total real time:    0:10:43
  Peak memory (main): 2015.53MB


*** Memory Usage v#1 (Current mem = 2720.324M, initial mem = 284.375M) ***
*** Message Summary: 1835 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:04:00, real=0:10:41, mem=2720.3M) ---
