#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 20 18:06:13 2025
# Process ID         : 24772
# Current directory  : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_direct_iic_0_synth_1
# Command line       : vivado.exe -log base_slice_arduino_direct_iic_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_slice_arduino_direct_iic_0.tcl
# Log file           : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_direct_iic_0_synth_1/base_slice_arduino_direct_iic_0.vds
# Journal file       : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_direct_iic_0_synth_1\vivado.jou
# Running On         : DESKTOP-P5G18T7
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16850 MB
# Swap memory        : 6442 MB
# Total Virtual      : 23292 MB
# Available Virtual  : 6037 MB
#-----------------------------------------------------------
source base_slice_arduino_direct_iic_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 366.719 ; gain = 64.977
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LUTsofLUV/maths-accelerator/overlay/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_slice_arduino_direct_iic_0
Command: synth_design -top base_slice_arduino_direct_iic_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.762 ; gain = 467.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_slice_arduino_direct_iic_0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/synth/base_slice_arduino_direct_iic_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'interface_slice' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:3]
INFO: [Synth 8-6155] done synthesizing module 'interface_slice' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:3]
INFO: [Synth 8-6155] done synthesizing module 'base_slice_arduino_direct_iic_0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/synth/base_slice_arduino_direct_iic_0.v:53]
WARNING: [Synth 8-3848] Net gpio_i in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:63]
WARNING: [Synth 8-3848] Net gpio_o in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:64]
WARNING: [Synth 8-3848] Net gpio_t in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:65]
WARNING: [Synth 8-3848] Net spi0_i in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:92]
WARNING: [Synth 8-3848] Net spi0_o in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:93]
WARNING: [Synth 8-3848] Net spi0_t in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:94]
WARNING: [Synth 8-3848] Net spi1_i in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:95]
WARNING: [Synth 8-3848] Net spi1_o in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:96]
WARNING: [Synth 8-3848] Net spi1_t in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:97]
WARNING: [Synth 8-3848] Net sck_i in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:98]
WARNING: [Synth 8-3848] Net sck_o in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:99]
WARNING: [Synth 8-3848] Net sck_t in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:100]
WARNING: [Synth 8-3848] Net ss_i in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:101]
WARNING: [Synth 8-3848] Net ss_o in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:102]
WARNING: [Synth 8-3848] Net ss_t in module/entity interface_slice does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v:103]
WARNING: [Synth 8-7129] Port gpio_i[0] in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_o[0] in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_t[0] in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi0_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi0_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi0_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi1_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi1_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi1_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port sck_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port sck_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port sck_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_w_i[0] in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_w_o[0] in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_w_t[0] in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi0_w_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi0_w_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi0_w_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi1_w_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi1_w_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi1_w_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port sck_w_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port sck_w_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port sck_w_t in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_w_i in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_w_o in module interface_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_w_t in module interface_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1191.922 ; gain = 579.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1191.922 ; gain = 579.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1191.922 ; gain = 579.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1194.516 ; gain = 0.223
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1194.516 ; gain = 581.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1194.516 ; gain = 581.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1194.516 ; gain = 581.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1194.516 ; gain = 581.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design base_slice_arduino_direct_iic_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1194.516 ; gain = 581.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1358.457 ; gain = 745.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1358.457 ; gain = 745.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1368.340 ; gain = 755.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 1584.988 ; gain = 969.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1584.988 ; gain = 972.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1584.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a14f97de
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1597.773 ; gain = 1212.398
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_direct_iic_0_synth_1/base_slice_arduino_direct_iic_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_slice_arduino_direct_iic_0, cache-ID = 60723b41ca2c07c3
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_direct_iic_0_synth_1/base_slice_arduino_direct_iic_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_slice_arduino_direct_iic_0_utilization_synth.rpt -pb base_slice_arduino_direct_iic_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 18:07:57 2025...
