// K_BLOCK

module K_BLOCK(
    input CLK,
    input [15:0] K_in,
    output reg [15:0] K_out
);

always @(posedge CLK)begin
    K_out <= K_in
end
endmodule