# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Mar 16 2019 14:32:53

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_SPI_MISO
			6.1.2::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_SPI_CS_n
			6.2.2::Path details for port: o_SPI_Clk
			6.2.3::Path details for port: o_Segment1_A
			6.2.4::Path details for port: o_Segment1_B
			6.2.5::Path details for port: o_Segment1_C
			6.2.6::Path details for port: o_Segment1_D
			6.2.7::Path details for port: o_Segment1_E
			6.2.8::Path details for port: o_Segment1_F
			6.2.9::Path details for port: o_Segment1_G
			6.2.10::Path details for port: o_Segment2_A
			6.2.11::Path details for port: o_Segment2_B
			6.2.12::Path details for port: o_Segment2_C
			6.2.13::Path details for port: o_Segment2_D
			6.2.14::Path details for port: o_Segment2_E
			6.2.15::Path details for port: o_Segment2_F
			6.2.16::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_SPI_MISO
			6.4.2::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_SPI_CS_n
			6.5.2::Path details for port: o_SPI_Clk
			6.5.3::Path details for port: o_Segment1_A
			6.5.4::Path details for port: o_Segment1_B
			6.5.5::Path details for port: o_Segment1_C
			6.5.6::Path details for port: o_Segment1_D
			6.5.7::Path details for port: o_Segment1_E
			6.5.8::Path details for port: o_Segment1_F
			6.5.9::Path details for port: o_Segment1_G
			6.5.10::Path details for port: o_Segment2_A
			6.5.11::Path details for port: o_Segment2_B
			6.5.12::Path details for port: o_Segment2_C
			6.5.13::Path details for port: o_Segment2_D
			6.5.14::Path details for port: o_Segment2_E
			6.5.15::Path details for port: o_Segment2_F
			6.5.16::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 248.40 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            35974       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_SPI_MISO  i_Clk       808          i_Clk:R                
i_Switch_1  i_Clk       2043         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_SPI_CS_n    i_Clk       8488          i_Clk:R                
o_SPI_Clk     i_Clk       8327          i_Clk:R                
o_Segment1_A  i_Clk       12472         i_Clk:R                
o_Segment1_B  i_Clk       12472         i_Clk:R                
o_Segment1_C  i_Clk       12156         i_Clk:R                
o_Segment1_D  i_Clk       12205         i_Clk:R                
o_Segment1_E  i_Clk       12205         i_Clk:R                
o_Segment1_F  i_Clk       12093         i_Clk:R                
o_Segment1_G  i_Clk       12093         i_Clk:R                
o_Segment2_A  i_Clk       12444         i_Clk:R                
o_Segment2_B  i_Clk       12205         i_Clk:R                
o_Segment2_C  i_Clk       12205         i_Clk:R                
o_Segment2_D  i_Clk       12093         i_Clk:R                
o_Segment2_E  i_Clk       12156         i_Clk:R                
o_Segment2_F  i_Clk       12184         i_Clk:R                
o_Segment2_G  i_Clk       12093         i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_SPI_MISO  i_Clk       -127        i_Clk:R                
i_Switch_1  i_Clk       -1628       i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_SPI_CS_n    i_Clk       8076                  i_Clk:R                
o_SPI_Clk     i_Clk       7907                  i_Clk:R                
o_Segment1_A  i_Clk       9738                  i_Clk:R                
o_Segment1_B  i_Clk       9738                  i_Clk:R                
o_Segment1_C  i_Clk       9373                  i_Clk:R                
o_Segment1_D  i_Clk       9436                  i_Clk:R                
o_Segment1_E  i_Clk       9436                  i_Clk:R                
o_Segment1_F  i_Clk       9352                  i_Clk:R                
o_Segment1_G  i_Clk       9352                  i_Clk:R                
o_Segment2_A  i_Clk       9696                  i_Clk:R                
o_Segment2_B  i_Clk       9436                  i_Clk:R                
o_Segment2_C  i_Clk       9436                  i_Clk:R                
o_Segment2_D  i_Clk       9352                  i_Clk:R                
o_Segment2_E  i_Clk       9373                  i_Clk:R                
o_Segment2_F  i_Clk       9415                  i_Clk:R                
o_Segment2_G  i_Clk       9352                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 248.40 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__173/I                                                                  LocalMux                       0              5348  35974  RISE       1
I__173/O                                                                  LocalMux                     330              5678  35974  RISE       1
I__178/I                                                                  InMux                          0              5678  35974  RISE       1
I__178/O                                                                  InMux                        259              5937  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0           LogicCell40_SEQ_MODE_1010      0              5937  35974  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__173/I                                                                  LocalMux                       0              5348  35974  RISE       1
I__173/O                                                                  LocalMux                     330              5678  35974  RISE       1
I__178/I                                                                  InMux                          0              5678  35974  RISE       1
I__178/O                                                                  InMux                        259              5937  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0           LogicCell40_SEQ_MODE_1010      0              5937  35974  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_SPI_MISO
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_SPI_MISO
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 808


Data Path Delay                2719
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                  808

Data Path
pin name                                                               model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_SPI_MISO                                                             Light_Sensor_ALS           0      0                  RISE  1       
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                    IO_PAD                     0      0                  RISE  1       
i_SPI_MISO_ibuf_iopad/DOUT                                             IO_PAD                     510    510                RISE  1       
i_SPI_MISO_ibuf_preio/PADIN                                            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_SPI_MISO_ibuf_preio/DIN0                                             PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__785/I                                                               Odrv4                      0      1127               RISE  1       
I__785/O                                                               Odrv4                      351    1478               RISE  1       
I__786/I                                                               Span4Mux_h                 0      1478               RISE  1       
I__786/O                                                               Span4Mux_h                 302    1779               RISE  1       
I__787/I                                                               Span4Mux_v                 0      1779               RISE  1       
I__787/O                                                               Span4Mux_v                 351    2130               RISE  1       
I__789/I                                                               LocalMux                   0      2130               RISE  1       
I__789/O                                                               LocalMux                   330    2460               RISE  1       
I__797/I                                                               InMux                      0      2460               RISE  1       
I__797/O                                                               InMux                      259    2719               RISE  1       
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/in0  LogicCell40_SEQ_MODE_1010  0      2719               RISE  1       

Capture Clock Path
pin name                                                               model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                                                  Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                                               gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                                               gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                                               GlobalMux                  0      1918               RISE  1       
I__746/O                                                               GlobalMux                  154    2073               RISE  1       
I__768/I                                                               ClkMux                     0      2073               RISE  1       
I__768/O                                                               ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

6.1.2::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 2043


Data Path Delay                4424
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2043

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                      Light_Sensor_ALS           0      0                  RISE  1       
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__129/I                                                        Odrv12                     0      1127               RISE  1       
I__129/O                                                        Odrv12                     491    1618               RISE  1       
I__130/I                                                        Sp12to4                    0      1618               RISE  1       
I__130/O                                                        Sp12to4                    428    2046               RISE  1       
I__131/I                                                        Span4Mux_v                 0      2046               RISE  1       
I__131/O                                                        Span4Mux_v                 351    2397               RISE  1       
I__132/I                                                        Span4Mux_s2_h              0      2397               RISE  1       
I__132/O                                                        Span4Mux_s2_h              203    2600               RISE  1       
I__133/I                                                        LocalMux                   0      2600               RISE  1       
I__133/O                                                        LocalMux                   330    2930               RISE  1       
I__134/I                                                        IoInMux                    0      2930               RISE  1       
I__134/O                                                        IoInMux                    259    3189               RISE  1       
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                     0      3189               RISE  1       
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                     617    3806               RISE  37      
I__726/I                                                        gio2CtrlBuf                0      3806               RISE  1       
I__726/O                                                        gio2CtrlBuf                0      3806               RISE  1       
I__727/I                                                        GlobalMux                  0      3806               RISE  1       
I__727/O                                                        GlobalMux                  154    3961               RISE  1       
I__728/I                                                        SRMux                      0      3961               RISE  1       
I__728/O                                                        SRMux                      463    4424               RISE  1       
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/sr  LogicCell40_SEQ_MODE_1011  0      4424               RISE  1       

Capture Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                                            Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                                         gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                                         gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                                         GlobalMux                  0      1918               RISE  1       
I__746/O                                                         GlobalMux                  154    2073               RISE  1       
I__747/I                                                         ClkMux                     0      2073               RISE  1       
I__747/O                                                         ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_SPI_CS_n
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_SPI_CS_n
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8488


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5567
---------------------------- ------
Clock To Out Delay             8488

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__759/I                                            ClkMux                     0      2073               RISE  1       
I__759/O                                            ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1011  540    2921               RISE  6       
I__483/I                                            Odrv12                     0      2921               RISE  1       
I__483/O                                            Odrv12                     491    3412               RISE  1       
I__489/I                                            Span12Mux_s2_h             0      3412               RISE  1       
I__489/O                                            Span12Mux_s2_h             161    3574               RISE  1       
I__493/I                                            LocalMux                   0      3574               RISE  1       
I__493/O                                            LocalMux                   330    3903               RISE  1       
I__494/I                                            IoInMux                    0      3903               RISE  1       
I__494/O                                            IoInMux                    259    4163               RISE  1       
o_SPI_CS_n_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      4163               RISE  1       
o_SPI_CS_n_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2237   6400               FALL  1       
o_SPI_CS_n_obuf_iopad/DIN                           IO_PAD                     0      6400               FALL  1       
o_SPI_CS_n_obuf_iopad/PACKAGEPIN:out                IO_PAD                     2088   8488               FALL  1       
o_SPI_CS_n                                          Light_Sensor_ALS           0      8488               FALL  1       

6.2.2::Path details for port: o_SPI_Clk 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_SPI_Clk
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                                            Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                                         gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                                         gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                                         GlobalMux                  0      1918               RISE  1       
I__746/O                                                         GlobalMux                  154    2073               RISE  1       
I__757/I                                                         ClkMux                     0      2073               RISE  1       
I__757/O                                                         ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/lcout  LogicCell40_SEQ_MODE_1011  540    2921               RISE  1       
I__769/I                                                           Odrv12                     0      2921               RISE  1       
I__769/O                                                           Odrv12                     491    3412               RISE  1       
I__770/I                                                           LocalMux                   0      3412               RISE  1       
I__770/O                                                           LocalMux                   330    3742               RISE  1       
I__771/I                                                           IoInMux                    0      3742               RISE  1       
I__771/O                                                           IoInMux                    259    4001               RISE  1       
o_SPI_Clk_obuf_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_SPI_Clk_obuf_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_SPI_Clk_obuf_iopad/DIN                                           IO_PAD                     0      6239               FALL  1       
o_SPI_Clk_obuf_iopad/PACKAGEPIN:out                                IO_PAD                     2088   8327               FALL  1       
o_SPI_Clk                                                          Light_Sensor_ALS           0      8327               FALL  1       

6.2.3::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12472


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9551
---------------------------- ------
Clock To Out Delay            12472

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__385/I                                          Odrv4                      0      6688               RISE  1       
I__385/O                                          Odrv4                      351    7038               RISE  1       
I__394/I                                          Span4Mux_s3_h              0      7038               RISE  1       
I__394/O                                          Span4Mux_s3_h              231    7270               RISE  1       
I__406/I                                          IoSpan4Mux                 0      7270               RISE  1       
I__406/O                                          IoSpan4Mux                 288    7557               RISE  1       
I__416/I                                          LocalMux                   0      7557               RISE  1       
I__416/O                                          LocalMux                   330    7887               RISE  1       
I__423/I                                          IoInMux                    0      7887               RISE  1       
I__423/O                                          IoInMux                    259    8146               RISE  1       
o_Segment1_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      8146               RISE  1       
o_Segment1_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10384              FALL  1       
o_Segment1_A_obuf_iopad/DIN                       IO_PAD                     0      10384              FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12472              FALL  1       
o_Segment1_A                                      Light_Sensor_ALS           0      12472              FALL  1       

6.2.4::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12472


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9551
---------------------------- ------
Clock To Out Delay            12472

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__385/I                                          Odrv4                      0      6688               RISE  1       
I__385/O                                          Odrv4                      351    7038               RISE  1       
I__394/I                                          Span4Mux_s3_h              0      7038               RISE  1       
I__394/O                                          Span4Mux_s3_h              231    7270               RISE  1       
I__406/I                                          IoSpan4Mux                 0      7270               RISE  1       
I__406/O                                          IoSpan4Mux                 288    7557               RISE  1       
I__415/I                                          LocalMux                   0      7557               RISE  1       
I__415/O                                          LocalMux                   330    7887               RISE  1       
I__422/I                                          IoInMux                    0      7887               RISE  1       
I__422/O                                          IoInMux                    259    8146               RISE  1       
o_Segment1_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      8146               RISE  1       
o_Segment1_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10384              FALL  1       
o_Segment1_B_obuf_iopad/DIN                       IO_PAD                     0      10384              FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12472              FALL  1       
o_Segment1_B                                      Light_Sensor_ALS           0      12472              FALL  1       

6.2.5::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12156


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9235
---------------------------- ------
Clock To Out Delay            12156

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__384/I                                          Odrv4                      0      6688               RISE  1       
I__384/O                                          Odrv4                      351    7038               RISE  1       
I__392/I                                          Span4Mux_s0_v              0      7038               RISE  1       
I__392/O                                          Span4Mux_s0_v              203    7242               RISE  1       
I__404/I                                          LocalMux                   0      7242               RISE  1       
I__404/O                                          LocalMux                   330    7571               RISE  1       
I__413/I                                          IoInMux                    0      7571               RISE  1       
I__413/O                                          IoInMux                    259    7831               RISE  1       
o_Segment1_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7831               RISE  1       
o_Segment1_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10068              FALL  1       
o_Segment1_C_obuf_iopad/DIN                       IO_PAD                     0      10068              FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12156              FALL  1       
o_Segment1_C                                      Light_Sensor_ALS           0      12156              FALL  1       

6.2.6::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12205


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9284
---------------------------- ------
Clock To Out Delay            12205

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__386/I                                          Odrv4                      0      6688               RISE  1       
I__386/O                                          Odrv4                      351    7038               RISE  1       
I__397/I                                          Span4Mux_s2_v              0      7038               RISE  1       
I__397/O                                          Span4Mux_s2_v              252    7291               RISE  1       
I__409/I                                          LocalMux                   0      7291               RISE  1       
I__409/O                                          LocalMux                   330    7620               RISE  1       
I__419/I                                          IoInMux                    0      7620               RISE  1       
I__419/O                                          IoInMux                    259    7880               RISE  1       
o_Segment1_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7880               RISE  1       
o_Segment1_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10117              FALL  1       
o_Segment1_D_obuf_iopad/DIN                       IO_PAD                     0      10117              FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12205              FALL  1       
o_Segment1_D                                      Light_Sensor_ALS           0      12205              FALL  1       

6.2.7::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12205


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9284
---------------------------- ------
Clock To Out Delay            12205

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__386/I                                          Odrv4                      0      6688               RISE  1       
I__386/O                                          Odrv4                      351    7038               RISE  1       
I__397/I                                          Span4Mux_s2_v              0      7038               RISE  1       
I__397/O                                          Span4Mux_s2_v              252    7291               RISE  1       
I__410/I                                          LocalMux                   0      7291               RISE  1       
I__410/O                                          LocalMux                   330    7620               RISE  1       
I__420/I                                          IoInMux                    0      7620               RISE  1       
I__420/O                                          IoInMux                    259    7880               RISE  1       
o_Segment1_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7880               RISE  1       
o_Segment1_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10117              FALL  1       
o_Segment1_E_obuf_iopad/DIN                       IO_PAD                     0      10117              FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12205              FALL  1       
o_Segment1_E                                      Light_Sensor_ALS           0      12205              FALL  1       

6.2.8::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12093


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9172
---------------------------- ------
Clock To Out Delay            12093

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__382/I                                          Odrv12                     0      6688               RISE  1       
I__382/O                                          Odrv12                     491    7179               RISE  1       
I__390/I                                          LocalMux                   0      7179               RISE  1       
I__390/O                                          LocalMux                   330    7508               RISE  1       
I__401/I                                          IoInMux                    0      7508               RISE  1       
I__401/O                                          IoInMux                    259    7768               RISE  1       
o_Segment1_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7768               RISE  1       
o_Segment1_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10005              FALL  1       
o_Segment1_F_obuf_iopad/DIN                       IO_PAD                     0      10005              FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12093              FALL  1       
o_Segment1_F                                      Light_Sensor_ALS           0      12093              FALL  1       

6.2.9::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12093


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9172
---------------------------- ------
Clock To Out Delay            12093

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__382/I                                          Odrv12                     0      6688               RISE  1       
I__382/O                                          Odrv12                     491    7179               RISE  1       
I__389/I                                          LocalMux                   0      7179               RISE  1       
I__389/O                                          LocalMux                   330    7508               RISE  1       
I__400/I                                          IoInMux                    0      7508               RISE  1       
I__400/O                                          IoInMux                    259    7768               RISE  1       
o_Segment1_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7768               RISE  1       
o_Segment1_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10005              FALL  1       
o_Segment1_G_obuf_iopad/DIN                       IO_PAD                     0      10005              FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12093              FALL  1       
o_Segment1_G                                      Light_Sensor_ALS           0      12093              FALL  1       

6.2.10::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12444


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9523
---------------------------- ------
Clock To Out Delay            12444

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__384/I                                          Odrv4                      0      6688               RISE  1       
I__384/O                                          Odrv4                      351    7038               RISE  1       
I__393/I                                          Span4Mux_s0_v              0      7038               RISE  1       
I__393/O                                          Span4Mux_s0_v              203    7242               RISE  1       
I__405/I                                          IoSpan4Mux                 0      7242               RISE  1       
I__405/O                                          IoSpan4Mux                 288    7529               RISE  1       
I__414/I                                          LocalMux                   0      7529               RISE  1       
I__414/O                                          LocalMux                   330    7859               RISE  1       
I__421/I                                          IoInMux                    0      7859               RISE  1       
I__421/O                                          IoInMux                    259    8118               RISE  1       
o_Segment2_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      8118               RISE  1       
o_Segment2_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10356              FALL  1       
o_Segment2_A_obuf_iopad/DIN                       IO_PAD                     0      10356              FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12444              FALL  1       
o_Segment2_A                                      Light_Sensor_ALS           0      12444              FALL  1       

6.2.11::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12205


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9284
---------------------------- ------
Clock To Out Delay            12205

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__386/I                                          Odrv4                      0      6688               RISE  1       
I__386/O                                          Odrv4                      351    7038               RISE  1       
I__396/I                                          Span4Mux_s2_v              0      7038               RISE  1       
I__396/O                                          Span4Mux_s2_v              252    7291               RISE  1       
I__408/I                                          LocalMux                   0      7291               RISE  1       
I__408/O                                          LocalMux                   330    7620               RISE  1       
I__418/I                                          IoInMux                    0      7620               RISE  1       
I__418/O                                          IoInMux                    259    7880               RISE  1       
o_Segment2_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7880               RISE  1       
o_Segment2_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10117              FALL  1       
o_Segment2_B_obuf_iopad/DIN                       IO_PAD                     0      10117              FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12205              FALL  1       
o_Segment2_B                                      Light_Sensor_ALS           0      12205              FALL  1       

6.2.12::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12205


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9284
---------------------------- ------
Clock To Out Delay            12205

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__383/I                                          Odrv4                      0      6688               RISE  1       
I__383/O                                          Odrv4                      351    7038               RISE  1       
I__391/I                                          Span4Mux_s2_v              0      7038               RISE  1       
I__391/O                                          Span4Mux_s2_v              252    7291               RISE  1       
I__402/I                                          LocalMux                   0      7291               RISE  1       
I__402/O                                          LocalMux                   330    7620               RISE  1       
I__411/I                                          IoInMux                    0      7620               RISE  1       
I__411/O                                          IoInMux                    259    7880               RISE  1       
o_Segment2_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7880               RISE  1       
o_Segment2_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10117              FALL  1       
o_Segment2_C_obuf_iopad/DIN                       IO_PAD                     0      10117              FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12205              FALL  1       
o_Segment2_C                                      Light_Sensor_ALS           0      12205              FALL  1       

6.2.13::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12093


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9172
---------------------------- ------
Clock To Out Delay            12093

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__381/I                                          Odrv12                     0      6688               RISE  1       
I__381/O                                          Odrv12                     491    7179               RISE  1       
I__388/I                                          LocalMux                   0      7179               RISE  1       
I__388/O                                          LocalMux                   330    7508               RISE  1       
I__399/I                                          IoInMux                    0      7508               RISE  1       
I__399/O                                          IoInMux                    259    7768               RISE  1       
o_Segment2_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7768               RISE  1       
o_Segment2_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10005              FALL  1       
o_Segment2_D_obuf_iopad/DIN                       IO_PAD                     0      10005              FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12093              FALL  1       
o_Segment2_D                                      Light_Sensor_ALS           0      12093              FALL  1       

6.2.14::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12156


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9235
---------------------------- ------
Clock To Out Delay            12156

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__384/I                                          Odrv4                      0      6688               RISE  1       
I__384/O                                          Odrv4                      351    7038               RISE  1       
I__392/I                                          Span4Mux_s0_v              0      7038               RISE  1       
I__392/O                                          Span4Mux_s0_v              203    7242               RISE  1       
I__403/I                                          LocalMux                   0      7242               RISE  1       
I__403/O                                          LocalMux                   330    7571               RISE  1       
I__412/I                                          IoInMux                    0      7571               RISE  1       
I__412/O                                          IoInMux                    259    7831               RISE  1       
o_Segment2_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7831               RISE  1       
o_Segment2_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10068              FALL  1       
o_Segment2_E_obuf_iopad/DIN                       IO_PAD                     0      10068              FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12156              FALL  1       
o_Segment2_E                                      Light_Sensor_ALS           0      12156              FALL  1       

6.2.15::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12184


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9263
---------------------------- ------
Clock To Out Delay            12184

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__385/I                                          Odrv4                      0      6688               RISE  1       
I__385/O                                          Odrv4                      351    7038               RISE  1       
I__395/I                                          Span4Mux_s3_h              0      7038               RISE  1       
I__395/O                                          Span4Mux_s3_h              231    7270               RISE  1       
I__407/I                                          LocalMux                   0      7270               RISE  1       
I__407/O                                          LocalMux                   330    7599               RISE  1       
I__417/I                                          IoInMux                    0      7599               RISE  1       
I__417/O                                          IoInMux                    259    7859               RISE  1       
o_Segment2_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7859               RISE  1       
o_Segment2_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10096              FALL  1       
o_Segment2_F_obuf_iopad/DIN                       IO_PAD                     0      10096              FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12184              FALL  1       
o_Segment2_F                                      Light_Sensor_ALS           0      12184              FALL  1       

6.2.16::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 12093


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9172
---------------------------- ------
Clock To Out Delay            12093

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__758/I                                            ClkMux                     0      2073               RISE  1       
I__758/O                                            ClkMux                     309    2381               RISE  1       
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_Count_1_LC_2_13_1/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__289/I                                          Odrv4                      0      2921               RISE  1       
I__289/O                                          Odrv4                      351    3272               RISE  1       
I__291/I                                          LocalMux                   0      3272               RISE  1       
I__291/O                                          LocalMux                   330    3602               RISE  1       
I__292/I                                          InMux                      0      3602               RISE  1       
I__292/O                                          InMux                      259    3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in0        LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/lcout      LogicCell40_SEQ_MODE_0000  449    4310               RISE  1       
I__286/I                                          LocalMux                   0      4310               RISE  1       
I__286/O                                          LocalMux                   330    4640               RISE  1       
I__287/I                                          InMux                      0      4640               RISE  1       
I__287/O                                          InMux                      259    4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in1        LogicCell40_SEQ_MODE_0000  0      4899               RISE  1       
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000  259    5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000  0      5159               RISE  1       
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000  126    5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000  0      5285               RISE  1       
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000  126    5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000  0      5411               RISE  1       
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000  126    5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000  0      5537               RISE  1       
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000  126    5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000  0      5664               RISE  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  126    5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      5790               RISE  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  126    5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      5916               RISE  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           196    6112               RISE  1       
I__424/I                                          InMux                      0      6112               RISE  1       
I__424/O                                          InMux                      259    6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      6372               RISE  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  316    6688               RISE  14      
I__381/I                                          Odrv12                     0      6688               RISE  1       
I__381/O                                          Odrv12                     491    7179               RISE  1       
I__387/I                                          LocalMux                   0      7179               RISE  1       
I__387/O                                          LocalMux                   330    7508               RISE  1       
I__398/I                                          IoInMux                    0      7508               RISE  1       
I__398/O                                          IoInMux                    259    7768               RISE  1       
o_Segment2_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      7768               RISE  1       
o_Segment2_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   10005              FALL  1       
o_Segment2_G_obuf_iopad/DIN                       IO_PAD                     0      10005              FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   12093              FALL  1       
o_Segment2_G                                      Light_Sensor_ALS           0      12093              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_SPI_MISO
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_SPI_MISO
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -127


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2508
---------------------------- ------
Hold Time                      -127

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_SPI_MISO                                                          Light_Sensor_ALS           0      0                  FALL  1       
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                     0      0                  FALL  1       
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                     460    460                FALL  1       
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__785/I                                                            Odrv4                      0      923                FALL  1       
I__785/O                                                            Odrv4                      372    1295               FALL  1       
I__786/I                                                            Span4Mux_h                 0      1295               FALL  1       
I__786/O                                                            Span4Mux_h                 316    1610               FALL  1       
I__787/I                                                            Span4Mux_v                 0      1610               FALL  1       
I__787/O                                                            Span4Mux_v                 372    1982               FALL  1       
I__788/I                                                            LocalMux                   0      1982               FALL  1       
I__788/O                                                            LocalMux                   309    2291               FALL  1       
I__790/I                                                            InMux                      0      2291               FALL  1       
I__790/O                                                            InMux                      217    2508               FALL  1       
I__798/I                                                            CascadeMux                 0      2508               FALL  1       
I__798/O                                                            CascadeMux                 0      2508               FALL  1       
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in2  LogicCell40_SEQ_MODE_1010  0      2508               FALL  1       

Capture Clock Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                                            GlobalMux                  154    2073               RISE  1       
I__762/I                                                            ClkMux                     0      2073               RISE  1       
I__762/O                                                            ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

6.4.2::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -1628


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -4009
---------------------------- ------
Hold Time                     -1628

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                                      Light_Sensor_ALS           0      0                  FALL  1       
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__129/I                                                        Odrv12                     0      923                FALL  1       
I__129/O                                                        Odrv12                     540    1463               FALL  1       
I__130/I                                                        Sp12to4                    0      1463               FALL  1       
I__130/O                                                        Sp12to4                    449    1912               FALL  1       
I__131/I                                                        Span4Mux_v                 0      1912               FALL  1       
I__131/O                                                        Span4Mux_v                 372    2283               FALL  1       
I__132/I                                                        Span4Mux_s2_h              0      2283               FALL  1       
I__132/O                                                        Span4Mux_s2_h              203    2487               FALL  1       
I__133/I                                                        LocalMux                   0      2487               FALL  1       
I__133/O                                                        LocalMux                   309    2795               FALL  1       
I__134/I                                                        IoInMux                    0      2795               FALL  1       
I__134/O                                                        IoInMux                    217    3013               FALL  1       
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                     0      3013               FALL  1       
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                     561    3574               FALL  37      
I__726/I                                                        gio2CtrlBuf                0      3574               FALL  1       
I__726/O                                                        gio2CtrlBuf                0      3574               FALL  1       
I__727/I                                                        GlobalMux                  0      3574               FALL  1       
I__727/O                                                        GlobalMux                  77     3651               FALL  1       
I__728/I                                                        SRMux                      0      3651               FALL  1       
I__728/O                                                        SRMux                      358    4009               FALL  1       
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/sr  LogicCell40_SEQ_MODE_1011  0      4009               FALL  1       

Capture Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                                            Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                                         gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                                         gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                                         GlobalMux                  0      1918               RISE  1       
I__746/O                                                         GlobalMux                  154    2073               RISE  1       
I__747/I                                                         ClkMux                     0      2073               RISE  1       
I__747/O                                                         ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_SPI_CS_n
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_SPI_CS_n
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8076


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5155
---------------------------- ------
Clock To Out Delay             8076

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__759/I                                            ClkMux                     0      2073               RISE  1       
I__759/O                                            ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1011  540    2921               FALL  6       
I__483/I                                            Odrv12                     0      2921               FALL  1       
I__483/O                                            Odrv12                     540    3461               FALL  1       
I__489/I                                            Span12Mux_s2_h             0      3461               FALL  1       
I__489/O                                            Span12Mux_s2_h             168    3630               FALL  1       
I__493/I                                            LocalMux                   0      3630               FALL  1       
I__493/O                                            LocalMux                   309    3938               FALL  1       
I__494/I                                            IoInMux                    0      3938               FALL  1       
I__494/O                                            IoInMux                    217    4156               FALL  1       
o_SPI_CS_n_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001     0      4156               FALL  1       
o_SPI_CS_n_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001     2006   6162               RISE  1       
o_SPI_CS_n_obuf_iopad/DIN                           IO_PAD                     0      6162               RISE  1       
o_SPI_CS_n_obuf_iopad/PACKAGEPIN:out                IO_PAD                     1914   8076               RISE  1       
o_SPI_CS_n                                          Light_Sensor_ALS           0      8076               RISE  1       

6.5.2::Path details for port: o_SPI_Clk 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_SPI_Clk
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                                            Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                                         gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                                         gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                                         GlobalMux                  0      1918               RISE  1       
I__746/O                                                         GlobalMux                  154    2073               RISE  1       
I__757/I                                                         ClkMux                     0      2073               RISE  1       
I__757/O                                                         ClkMux                     309    2381               RISE  1       
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

Data Path
pin name                                                           model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/lcout  LogicCell40_SEQ_MODE_1011  540    2921               FALL  1       
I__769/I                                                           Odrv12                     0      2921               FALL  1       
I__769/O                                                           Odrv12                     540    3461               FALL  1       
I__770/I                                                           LocalMux                   0      3461               FALL  1       
I__770/O                                                           LocalMux                   309    3770               FALL  1       
I__771/I                                                           IoInMux                    0      3770               FALL  1       
I__771/O                                                           IoInMux                    217    3987               FALL  1       
o_SPI_Clk_obuf_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_SPI_Clk_obuf_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_SPI_Clk_obuf_iopad/DIN                                           IO_PAD                     0      5993               RISE  1       
o_SPI_Clk_obuf_iopad/PACKAGEPIN:out                                IO_PAD                     1914   7907               RISE  1       
o_SPI_Clk                                                          Light_Sensor_ALS           0      7907               RISE  1       

6.5.3::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9738


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6817
---------------------------- ------
Clock To Out Delay             9738

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__385/I                                          Odrv4                      0      4366               FALL  1       
I__385/O                                          Odrv4                      372    4738               FALL  1       
I__394/I                                          Span4Mux_s3_h              0      4738               FALL  1       
I__394/O                                          Span4Mux_s3_h              231    4969               FALL  1       
I__406/I                                          IoSpan4Mux                 0      4969               FALL  1       
I__406/O                                          IoSpan4Mux                 323    5292               FALL  1       
I__416/I                                          LocalMux                   0      5292               FALL  1       
I__416/O                                          LocalMux                   309    5601               FALL  1       
I__423/I                                          IoInMux                    0      5601               FALL  1       
I__423/O                                          IoInMux                    217    5818               FALL  1       
o_Segment1_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5818               FALL  1       
o_Segment1_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7824               RISE  1       
o_Segment1_A_obuf_iopad/DIN                       IO_PAD                     0      7824               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9738               RISE  1       
o_Segment1_A                                      Light_Sensor_ALS           0      9738               RISE  1       

6.5.4::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9738


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6817
---------------------------- ------
Clock To Out Delay             9738

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__385/I                                          Odrv4                      0      4366               FALL  1       
I__385/O                                          Odrv4                      372    4738               FALL  1       
I__394/I                                          Span4Mux_s3_h              0      4738               FALL  1       
I__394/O                                          Span4Mux_s3_h              231    4969               FALL  1       
I__406/I                                          IoSpan4Mux                 0      4969               FALL  1       
I__406/O                                          IoSpan4Mux                 323    5292               FALL  1       
I__415/I                                          LocalMux                   0      5292               FALL  1       
I__415/O                                          LocalMux                   309    5601               FALL  1       
I__422/I                                          IoInMux                    0      5601               FALL  1       
I__422/O                                          IoInMux                    217    5818               FALL  1       
o_Segment1_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5818               FALL  1       
o_Segment1_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7824               RISE  1       
o_Segment1_B_obuf_iopad/DIN                       IO_PAD                     0      7824               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9738               RISE  1       
o_Segment1_B                                      Light_Sensor_ALS           0      9738               RISE  1       

6.5.5::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9373


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6452
---------------------------- ------
Clock To Out Delay             9373

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__384/I                                          Odrv4                      0      4366               FALL  1       
I__384/O                                          Odrv4                      372    4738               FALL  1       
I__392/I                                          Span4Mux_s0_v              0      4738               FALL  1       
I__392/O                                          Span4Mux_s0_v              189    4927               FALL  1       
I__404/I                                          LocalMux                   0      4927               FALL  1       
I__404/O                                          LocalMux                   309    5236               FALL  1       
I__413/I                                          IoInMux                    0      5236               FALL  1       
I__413/O                                          IoInMux                    217    5453               FALL  1       
o_Segment1_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5453               FALL  1       
o_Segment1_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7459               RISE  1       
o_Segment1_C_obuf_iopad/DIN                       IO_PAD                     0      7459               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9373               RISE  1       
o_Segment1_C                                      Light_Sensor_ALS           0      9373               RISE  1       

6.5.6::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9436


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6515
---------------------------- ------
Clock To Out Delay             9436

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__386/I                                          Odrv4                      0      4366               FALL  1       
I__386/O                                          Odrv4                      372    4738               FALL  1       
I__397/I                                          Span4Mux_s2_v              0      4738               FALL  1       
I__397/O                                          Span4Mux_s2_v              252    4990               FALL  1       
I__409/I                                          LocalMux                   0      4990               FALL  1       
I__409/O                                          LocalMux                   309    5299               FALL  1       
I__419/I                                          IoInMux                    0      5299               FALL  1       
I__419/O                                          IoInMux                    217    5516               FALL  1       
o_Segment1_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5516               FALL  1       
o_Segment1_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7522               RISE  1       
o_Segment1_D_obuf_iopad/DIN                       IO_PAD                     0      7522               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9436               RISE  1       
o_Segment1_D                                      Light_Sensor_ALS           0      9436               RISE  1       

6.5.7::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9436


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6515
---------------------------- ------
Clock To Out Delay             9436

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__386/I                                          Odrv4                      0      4366               FALL  1       
I__386/O                                          Odrv4                      372    4738               FALL  1       
I__397/I                                          Span4Mux_s2_v              0      4738               FALL  1       
I__397/O                                          Span4Mux_s2_v              252    4990               FALL  1       
I__410/I                                          LocalMux                   0      4990               FALL  1       
I__410/O                                          LocalMux                   309    5299               FALL  1       
I__420/I                                          IoInMux                    0      5299               FALL  1       
I__420/O                                          IoInMux                    217    5516               FALL  1       
o_Segment1_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5516               FALL  1       
o_Segment1_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7522               RISE  1       
o_Segment1_E_obuf_iopad/DIN                       IO_PAD                     0      7522               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9436               RISE  1       
o_Segment1_E                                      Light_Sensor_ALS           0      9436               RISE  1       

6.5.8::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9352


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6431
---------------------------- ------
Clock To Out Delay             9352

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__382/I                                          Odrv12                     0      4366               FALL  1       
I__382/O                                          Odrv12                     540    4906               FALL  1       
I__390/I                                          LocalMux                   0      4906               FALL  1       
I__390/O                                          LocalMux                   309    5215               FALL  1       
I__401/I                                          IoInMux                    0      5215               FALL  1       
I__401/O                                          IoInMux                    217    5432               FALL  1       
o_Segment1_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5432               FALL  1       
o_Segment1_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7438               RISE  1       
o_Segment1_F_obuf_iopad/DIN                       IO_PAD                     0      7438               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9352               RISE  1       
o_Segment1_F                                      Light_Sensor_ALS           0      9352               RISE  1       

6.5.9::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9352


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6431
---------------------------- ------
Clock To Out Delay             9352

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__382/I                                          Odrv12                     0      4366               FALL  1       
I__382/O                                          Odrv12                     540    4906               FALL  1       
I__389/I                                          LocalMux                   0      4906               FALL  1       
I__389/O                                          LocalMux                   309    5215               FALL  1       
I__400/I                                          IoInMux                    0      5215               FALL  1       
I__400/O                                          IoInMux                    217    5432               FALL  1       
o_Segment1_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5432               FALL  1       
o_Segment1_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7438               RISE  1       
o_Segment1_G_obuf_iopad/DIN                       IO_PAD                     0      7438               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9352               RISE  1       
o_Segment1_G                                      Light_Sensor_ALS           0      9352               RISE  1       

6.5.10::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9696


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6775
---------------------------- ------
Clock To Out Delay             9696

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__384/I                                          Odrv4                      0      4366               FALL  1       
I__384/O                                          Odrv4                      372    4738               FALL  1       
I__393/I                                          Span4Mux_s0_v              0      4738               FALL  1       
I__393/O                                          Span4Mux_s0_v              189    4927               FALL  1       
I__405/I                                          IoSpan4Mux                 0      4927               FALL  1       
I__405/O                                          IoSpan4Mux                 323    5250               FALL  1       
I__414/I                                          LocalMux                   0      5250               FALL  1       
I__414/O                                          LocalMux                   309    5558               FALL  1       
I__421/I                                          IoInMux                    0      5558               FALL  1       
I__421/O                                          IoInMux                    217    5776               FALL  1       
o_Segment2_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5776               FALL  1       
o_Segment2_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7782               RISE  1       
o_Segment2_A_obuf_iopad/DIN                       IO_PAD                     0      7782               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9696               RISE  1       
o_Segment2_A                                      Light_Sensor_ALS           0      9696               RISE  1       

6.5.11::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9436


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6515
---------------------------- ------
Clock To Out Delay             9436

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__386/I                                          Odrv4                      0      4366               FALL  1       
I__386/O                                          Odrv4                      372    4738               FALL  1       
I__396/I                                          Span4Mux_s2_v              0      4738               FALL  1       
I__396/O                                          Span4Mux_s2_v              252    4990               FALL  1       
I__408/I                                          LocalMux                   0      4990               FALL  1       
I__408/O                                          LocalMux                   309    5299               FALL  1       
I__418/I                                          IoInMux                    0      5299               FALL  1       
I__418/O                                          IoInMux                    217    5516               FALL  1       
o_Segment2_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5516               FALL  1       
o_Segment2_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7522               RISE  1       
o_Segment2_B_obuf_iopad/DIN                       IO_PAD                     0      7522               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9436               RISE  1       
o_Segment2_B                                      Light_Sensor_ALS           0      9436               RISE  1       

6.5.12::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9436


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6515
---------------------------- ------
Clock To Out Delay             9436

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__383/I                                          Odrv4                      0      4366               FALL  1       
I__383/O                                          Odrv4                      372    4738               FALL  1       
I__391/I                                          Span4Mux_s2_v              0      4738               FALL  1       
I__391/O                                          Span4Mux_s2_v              252    4990               FALL  1       
I__402/I                                          LocalMux                   0      4990               FALL  1       
I__402/O                                          LocalMux                   309    5299               FALL  1       
I__411/I                                          IoInMux                    0      5299               FALL  1       
I__411/O                                          IoInMux                    217    5516               FALL  1       
o_Segment2_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5516               FALL  1       
o_Segment2_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7522               RISE  1       
o_Segment2_C_obuf_iopad/DIN                       IO_PAD                     0      7522               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9436               RISE  1       
o_Segment2_C                                      Light_Sensor_ALS           0      9436               RISE  1       

6.5.13::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9352


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6431
---------------------------- ------
Clock To Out Delay             9352

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__381/I                                          Odrv12                     0      4366               FALL  1       
I__381/O                                          Odrv12                     540    4906               FALL  1       
I__388/I                                          LocalMux                   0      4906               FALL  1       
I__388/O                                          LocalMux                   309    5215               FALL  1       
I__399/I                                          IoInMux                    0      5215               FALL  1       
I__399/O                                          IoInMux                    217    5432               FALL  1       
o_Segment2_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5432               FALL  1       
o_Segment2_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7438               RISE  1       
o_Segment2_D_obuf_iopad/DIN                       IO_PAD                     0      7438               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9352               RISE  1       
o_Segment2_D                                      Light_Sensor_ALS           0      9352               RISE  1       

6.5.14::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9373


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6452
---------------------------- ------
Clock To Out Delay             9373

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__384/I                                          Odrv4                      0      4366               FALL  1       
I__384/O                                          Odrv4                      372    4738               FALL  1       
I__392/I                                          Span4Mux_s0_v              0      4738               FALL  1       
I__392/O                                          Span4Mux_s0_v              189    4927               FALL  1       
I__403/I                                          LocalMux                   0      4927               FALL  1       
I__403/O                                          LocalMux                   309    5236               FALL  1       
I__412/I                                          IoInMux                    0      5236               FALL  1       
I__412/O                                          IoInMux                    217    5453               FALL  1       
o_Segment2_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5453               FALL  1       
o_Segment2_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7459               RISE  1       
o_Segment2_E_obuf_iopad/DIN                       IO_PAD                     0      7459               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9373               RISE  1       
o_Segment2_E                                      Light_Sensor_ALS           0      9373               RISE  1       

6.5.15::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9415


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6494
---------------------------- ------
Clock To Out Delay             9415

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__385/I                                          Odrv4                      0      4366               FALL  1       
I__385/O                                          Odrv4                      372    4738               FALL  1       
I__395/I                                          Span4Mux_s3_h              0      4738               FALL  1       
I__395/O                                          Span4Mux_s3_h              231    4969               FALL  1       
I__407/I                                          LocalMux                   0      4969               FALL  1       
I__407/O                                          LocalMux                   309    5278               FALL  1       
I__417/I                                          IoInMux                    0      5278               FALL  1       
I__417/O                                          IoInMux                    217    5495               FALL  1       
o_Segment2_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5495               FALL  1       
o_Segment2_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7501               RISE  1       
o_Segment2_F_obuf_iopad/DIN                       IO_PAD                     0      7501               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9415               RISE  1       
o_Segment2_F                                      Light_Sensor_ALS           0      9415               RISE  1       

6.5.16::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 9352


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6431
---------------------------- ------
Clock To Out Delay             9352

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Light_Sensor_ALS           0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__745/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__745/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__746/I                                            GlobalMux                  0      1918               RISE  1       
I__746/O                                            GlobalMux                  154    2073               RISE  1       
I__767/I                                            ClkMux                     0      2073               RISE  1       
I__767/O                                            ClkMux                     309    2381               RISE  1       
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__530/I                                          LocalMux                   0      2921               FALL  1       
I__530/O                                          LocalMux                   309    3230               FALL  1       
I__532/I                                          InMux                      0      3230               FALL  1       
I__532/O                                          InMux                      217    3447               FALL  1       
I__533/I                                          CascadeMux                 0      3447               FALL  1       
I__533/O                                          CascadeMux                 0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000  0      3447               FALL  1       
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000  133    3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000  0      3581               FALL  1       
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000  105    3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX           0      3686               FALL  1       
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX           175    3861               FALL  1       
I__424/I                                          InMux                      0      3861               FALL  1       
I__424/O                                          InMux                      217    4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000  0      4079               FALL  1       
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000  288    4366               FALL  14      
I__381/I                                          Odrv12                     0      4366               FALL  1       
I__381/O                                          Odrv12                     540    4906               FALL  1       
I__387/I                                          LocalMux                   0      4906               FALL  1       
I__387/O                                          LocalMux                   309    5215               FALL  1       
I__398/I                                          IoInMux                    0      5215               FALL  1       
I__398/O                                          IoInMux                    217    5432               FALL  1       
o_Segment2_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5432               FALL  1       
o_Segment2_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7438               RISE  1       
o_Segment2_G_obuf_iopad/DIN                       IO_PAD                     0      7438               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   9352               RISE  1       
o_Segment2_G                                      Light_Sensor_ALS           0      9352               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__173/I                                                                  LocalMux                       0              5348  35974  RISE       1
I__173/O                                                                  LocalMux                     330              5678  35974  RISE       1
I__178/I                                                                  InMux                          0              5678  35974  RISE       1
I__178/O                                                                  InMux                        259              5937  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0           LogicCell40_SEQ_MODE_1010      0              5937  35974  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__174/I                                                                  LocalMux                       0              5348  35974  RISE       1
I__174/O                                                                  LocalMux                     330              5678  35974  RISE       1
I__179/I                                                                  InMux                          0              5678  35974  RISE       1
I__179/O                                                                  InMux                        259              5937  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in0           LogicCell40_SEQ_MODE_1011      0              5937  35974  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 35974p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__174/I                                                                  LocalMux                       0              5348  35974  RISE       1
I__174/O                                                                  LocalMux                     330              5678  35974  RISE       1
I__180/I                                                                  InMux                          0              5678  35974  RISE       1
I__180/O                                                                  InMux                        259              5937  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in0           LogicCell40_SEQ_MODE_1011      0              5937  35974  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Setup Constraint : 40000p
Path slack       : 36045p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__175/I                                                                  LocalMux                       0              5348  36044  RISE       1
I__175/O                                                                  LocalMux                     330              5678  36044  RISE       1
I__181/I                                                                  InMux                          0              5678  36044  RISE       1
I__181/O                                                                  InMux                        259              5937  36044  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in1           LogicCell40_SEQ_MODE_1011      0              5937  36044  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 36045p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__176/I                                                                  LocalMux                       0              5348  36044  RISE       1
I__176/O                                                                  LocalMux                     330              5678  36044  RISE       1
I__182/I                                                                  InMux                          0              5678  36044  RISE       1
I__182/O                                                                  InMux                        259              5937  36044  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in1           LogicCell40_SEQ_MODE_1010      0              5937  36044  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 36045p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout            LogicCell40_SEQ_MODE_0000    449              5348  35974  RISE       6
I__173/I                                                                  LocalMux                       0              5348  35974  RISE       1
I__173/O                                                                  LocalMux                     330              5678  35974  RISE       1
I__177/I                                                                  InMux                          0              5678  36044  RISE       1
I__177/O                                                                  InMux                        259              5937  36044  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in1           LogicCell40_SEQ_MODE_1010      0              5937  36044  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/ce
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk
Setup Constraint : 40000p
Path slack       : 36065p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           42381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36065  RISE       6
I__826/I                                                                           Odrv4                          0              2921  36065  RISE       1
I__826/O                                                                           Odrv4                        351              3272  36065  RISE       1
I__832/I                                                                           Span4Mux_h                     0              3272  36065  RISE       1
I__832/O                                                                           Span4Mux_h                   302              3574  36065  RISE       1
I__837/I                                                                           LocalMux                       0              3574  36065  RISE       1
I__837/O                                                                           LocalMux                     330              3903  36065  RISE       1
I__839/I                                                                           InMux                          0              3903  36065  RISE       1
I__839/O                                                                           InMux                        259              4163  36065  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNI9V0F_0_LC_6_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4163  36065  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNI9V0F_0_LC_6_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4478  36065  RISE       1
I__777/I                                                                           Odrv4                          0              4478  36065  RISE       1
I__777/O                                                                           Odrv4                        351              4829  36065  RISE       1
I__778/I                                                                           Span4Mux_s1_v                  0              4829  36065  RISE       1
I__778/O                                                                           Span4Mux_s1_v                203              5032  36065  RISE       1
I__779/I                                                                           Span4Mux_v                     0              5032  36065  RISE       1
I__779/O                                                                           Span4Mux_v                   351              5383  36065  RISE       1
I__780/I                                                                           LocalMux                       0              5383  36065  RISE       1
I__780/O                                                                           LocalMux                     330              5713  36065  RISE       1
I__781/I                                                                           CEMux                          0              5713  36065  RISE       1
I__781/O                                                                           CEMux                        603              6316  36065  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/ce               LogicCell40_SEQ_MODE_1010      0              6316  36065  RISE       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__674/I                                                                            LocalMux                       0              4275  36241  RISE       1
I__674/O                                                                            LocalMux                     330              4605  36241  RISE       1
I__678/I                                                                            InMux                          0              4605  36241  RISE       1
I__678/O                                                                            InMux                        259              4864  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/in3    LogicCell40_SEQ_MODE_0000      0              4864  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/lcout  LogicCell40_SEQ_MODE_0000    316              5180  36241  RISE       1
I__511/I                                                                            LocalMux                       0              5180  36241  RISE       1
I__511/O                                                                            LocalMux                     330              5509  36241  RISE       1
I__512/I                                                                            InMux                          0              5509  36241  RISE       1
I__512/O                                                                            InMux                        259              5769  36241  RISE       1
I__513/I                                                                            CascadeMux                     0              5769  36241  RISE       1
I__513/O                                                                            CascadeMux                     0              5769  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in2            LogicCell40_SEQ_MODE_1010      0              5769  36241  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Setup Constraint : 40000p
Path slack       : 36276p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                            Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                            Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                            LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                            LocalMux                     330              3602  36276  RISE       1
I__659/I                                                                            InMux                          0              3602  36276  RISE       1
I__659/O                                                                            InMux                        259              3861  36276  RISE       1
I__662/I                                                                            CascadeMux                     0              3861  36276  RISE       1
I__662/O                                                                            CascadeMux                     0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36276  RISE       2
I__722/I                                                                            LocalMux                       0              4240  36276  RISE       1
I__722/O                                                                            LocalMux                     330              4570  36276  RISE       1
I__724/I                                                                            InMux                          0              4570  36276  RISE       1
I__724/O                                                                            InMux                        259              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in3    LogicCell40_SEQ_MODE_0000      0              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    316              5145  36276  RISE       4
I__520/I                                                                            LocalMux                       0              5145  36276  RISE       1
I__520/O                                                                            LocalMux                     330              5474  36276  RISE       1
I__522/I                                                                            InMux                          0              5474  36276  RISE       1
I__522/O                                                                            InMux                        259              5734  36276  RISE       1
I__526/I                                                                            CascadeMux                     0              5734  36276  RISE       1
I__526/O                                                                            CascadeMux                     0              5734  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in2             LogicCell40_SEQ_MODE_1010      0              5734  36276  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Setup Constraint : 40000p
Path slack       : 36276p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                            Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                            Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                            LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                            LocalMux                     330              3602  36276  RISE       1
I__659/I                                                                            InMux                          0              3602  36276  RISE       1
I__659/O                                                                            InMux                        259              3861  36276  RISE       1
I__662/I                                                                            CascadeMux                     0              3861  36276  RISE       1
I__662/O                                                                            CascadeMux                     0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36276  RISE       2
I__722/I                                                                            LocalMux                       0              4240  36276  RISE       1
I__722/O                                                                            LocalMux                     330              4570  36276  RISE       1
I__724/I                                                                            InMux                          0              4570  36276  RISE       1
I__724/O                                                                            InMux                        259              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in3    LogicCell40_SEQ_MODE_0000      0              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    316              5145  36276  RISE       4
I__521/I                                                                            LocalMux                       0              5145  36276  RISE       1
I__521/O                                                                            LocalMux                     330              5474  36276  RISE       1
I__525/I                                                                            InMux                          0              5474  36276  RISE       1
I__525/O                                                                            InMux                        259              5734  36276  RISE       1
I__527/I                                                                            CascadeMux                     0              5734  36276  RISE       1
I__527/O                                                                            CascadeMux                     0              5734  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in2             LogicCell40_SEQ_MODE_1010      0              5734  36276  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Setup Constraint : 40000p
Path slack       : 36374p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                            Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                            Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                            LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                            LocalMux                     330              3602  36276  RISE       1
I__659/I                                                                            InMux                          0              3602  36276  RISE       1
I__659/O                                                                            InMux                        259              3861  36276  RISE       1
I__662/I                                                                            CascadeMux                     0              3861  36276  RISE       1
I__662/O                                                                            CascadeMux                     0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36276  RISE       2
I__722/I                                                                            LocalMux                       0              4240  36276  RISE       1
I__722/O                                                                            LocalMux                     330              4570  36276  RISE       1
I__724/I                                                                            InMux                          0              4570  36276  RISE       1
I__724/O                                                                            InMux                        259              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in3    LogicCell40_SEQ_MODE_0000      0              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    316              5145  36276  RISE       4
I__520/I                                                                            LocalMux                       0              5145  36276  RISE       1
I__520/O                                                                            LocalMux                     330              5474  36276  RISE       1
I__523/I                                                                            InMux                          0              5474  36374  RISE       1
I__523/O                                                                            InMux                        259              5734  36374  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in3             LogicCell40_SEQ_MODE_1010      0              5734  36374  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Setup Constraint : 40000p
Path slack       : 36374p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                            Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                            Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                            LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                            LocalMux                     330              3602  36276  RISE       1
I__659/I                                                                            InMux                          0              3602  36276  RISE       1
I__659/O                                                                            InMux                        259              3861  36276  RISE       1
I__662/I                                                                            CascadeMux                     0              3861  36276  RISE       1
I__662/O                                                                            CascadeMux                     0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36276  RISE       2
I__722/I                                                                            LocalMux                       0              4240  36276  RISE       1
I__722/O                                                                            LocalMux                     330              4570  36276  RISE       1
I__724/I                                                                            InMux                          0              4570  36276  RISE       1
I__724/O                                                                            InMux                        259              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in3    LogicCell40_SEQ_MODE_0000      0              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    316              5145  36276  RISE       4
I__520/I                                                                            LocalMux                       0              5145  36276  RISE       1
I__520/O                                                                            LocalMux                     330              5474  36276  RISE       1
I__524/I                                                                            InMux                          0              5474  36374  RISE       1
I__524/O                                                                            InMux                        259              5734  36374  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in3             LogicCell40_SEQ_MODE_1010      0              5734  36374  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 36661p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__305/I                                                          Span4Mux_v                     0              4310  36662  RISE       1
I__305/O                                                          Span4Mux_v                   351              4661  36662  RISE       1
I__315/I                                                          LocalMux                       0              4661  36662  RISE       1
I__315/O                                                          LocalMux                     330              4990  36662  RISE       1
I__319/I                                                          InMux                          0              4990  36662  RISE       1
I__319/O                                                          InMux                        259              5250  36662  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in0   LogicCell40_SEQ_MODE_1010      0              5250  36662  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 36669p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__155/I                                                                              LocalMux                       0              2921  36669  RISE       1
I__155/O                                                                              LocalMux                     330              3251  36669  RISE       1
I__157/I                                                                              InMux                          0              3251  36669  RISE       1
I__157/O                                                                              InMux                        259              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275  36669  RISE       2
I__183/I                                                                              InMux                          0              4275  36669  RISE       1
I__183/O                                                                              InMux                        259              4534  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              4534  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    316              4850  36669  RISE       1
I__184/I                                                                              LocalMux                       0              4850  36669  RISE       1
I__184/O                                                                              LocalMux                     330              5180  36669  RISE       1
I__185/I                                                                              InMux                          0              5180  36669  RISE       1
I__185/O                                                                              InMux                        259              5439  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in3                       LogicCell40_SEQ_MODE_1011      0              5439  36669  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__247/I                                                                  LocalMux                       0              4310  35974  RISE       1
I__247/O                                                                  LocalMux                     330              4640  35974  RISE       1
I__249/I                                                                  InMux                          0              4640  35974  RISE       1
I__249/O                                                                  InMux                        259              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_0000      0              4899  35974  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/ltout            LogicCell40_SEQ_MODE_0000    365              5264  36746  RISE       1
I__160/I                                                                  CascadeMux                     0              5264  36746  RISE       1
I__160/O                                                                  CascadeMux                     0              5264  36746  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in2           LogicCell40_SEQ_MODE_1010      0              5264  36746  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Setup Constraint : 40000p
Path slack       : 36760p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36760  RISE       3
I__208/I                                                                   LocalMux                       0              2921  36760  RISE       1
I__208/O                                                                   LocalMux                     330              3251  36760  RISE       1
I__211/I                                                                   InMux                          0              3251  36760  RISE       1
I__211/O                                                                   InMux                        259              3510  36760  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36760  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36760  RISE       1
I__252/I                                                                   Odrv4                          0              3959  36760  RISE       1
I__252/O                                                                   Odrv4                        351              4310  36760  RISE       1
I__253/I                                                                   Span4Mux_v                     0              4310  36760  RISE       1
I__253/O                                                                   Span4Mux_v                   351              4661  36760  RISE       1
I__254/I                                                                   LocalMux                       0              4661  36760  RISE       1
I__254/O                                                                   LocalMux                     330              4990  36760  RISE       1
I__255/I                                                                   InMux                          0              4990  36760  RISE       1
I__255/O                                                                   InMux                        259              5250  36760  RISE       1
I__256/I                                                                   CascadeMux                     0              5250  36760  RISE       1
I__256/O                                                                   CascadeMux                     0              5250  36760  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in2                         LogicCell40_SEQ_MODE_1010      0              5250  36760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Setup Constraint : 40000p
Path slack       : 36760p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__305/I                                                          Span4Mux_v                     0              4310  36662  RISE       1
I__305/O                                                          Span4Mux_v                   351              4661  36662  RISE       1
I__316/I                                                          LocalMux                       0              4661  36760  RISE       1
I__316/O                                                          LocalMux                     330              4990  36760  RISE       1
I__320/I                                                          InMux                          0              4990  36760  RISE       1
I__320/O                                                          InMux                        259              5250  36760  RISE       1
I__324/I                                                          CascadeMux                     0              5250  36760  RISE       1
I__324/O                                                          CascadeMux                     0              5250  36760  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in2   LogicCell40_SEQ_MODE_1011      0              5250  36760  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Setup Constraint : 40000p
Path slack       : 36781p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                  LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__685/I                                                       Odrv4                          0              2921  36781  RISE       1
I__685/O                                                       Odrv4                        351              3272  36781  RISE       1
I__691/I                                                       Span4Mux_v                     0              3272  36781  RISE       1
I__691/O                                                       Span4Mux_v                   351              3623  36781  RISE       1
I__704/I                                                       LocalMux                       0              3623  36781  RISE       1
I__704/O                                                       LocalMux                     330              3952  36781  RISE       1
I__711/I                                                       InMux                          0              3952  36781  RISE       1
I__711/O                                                       InMux                        259              4212  36781  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/in1    LogicCell40_SEQ_MODE_0000      0              4212  36781  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_0000    400              4612  36781  RISE       2
I__325/I                                                       LocalMux                       0              4612  36781  RISE       1
I__325/O                                                       LocalMux                     330              4941  36781  RISE       1
I__327/I                                                       InMux                          0              4941  36781  RISE       1
I__327/O                                                       InMux                        259              5201  36781  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in1               LogicCell40_SEQ_MODE_1011      0              5201  36781  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Setup Constraint : 40000p
Path slack       : 36795p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36248  RISE       3
I__515/I                                                                                      LocalMux                       0              2921  36795  RISE       1
I__515/O                                                                                      LocalMux                     330              3251  36795  RISE       1
I__518/I                                                                                      InMux                          0              3251  36795  RISE       1
I__518/O                                                                                      InMux                        259              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36795  RISE       2
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36795  RISE       2
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022  36795  RISE       2
I__217/I                                                                                      InMux                          0              4022  36795  RISE       1
I__217/O                                                                                      InMux                        259              4282  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/in3       LogicCell40_SEQ_MODE_0000      0              4282  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/lcout     LogicCell40_SEQ_MODE_0000    316              4598  36795  RISE       1
I__260/I                                                                                      LocalMux                       0              4598  36795  RISE       1
I__260/O                                                                                      LocalMux                     330              4927  36795  RISE       1
I__261/I                                                                                      InMux                          0              4927  36795  RISE       1
I__261/O                                                                                      InMux                        259              5187  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in1                       LogicCell40_SEQ_MODE_1010      0              5187  36795  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 36795p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__155/I                                                                              LocalMux                       0              2921  36669  RISE       1
I__155/O                                                                              LocalMux                     330              3251  36669  RISE       1
I__157/I                                                                              InMux                          0              3251  36669  RISE       1
I__157/O                                                                              InMux                        259              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149  36669  RISE       2
I__194/I                                                                              InMux                          0              4149  36795  RISE       1
I__194/O                                                                              InMux                        259              4408  36795  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/in3       LogicCell40_SEQ_MODE_0000      0              4408  36795  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/lcout     LogicCell40_SEQ_MODE_0000    316              4724  36795  RISE       1
I__195/I                                                                              LocalMux                       0              4724  36795  RISE       1
I__195/O                                                                              LocalMux                     330              5053  36795  RISE       1
I__196/I                                                                              InMux                          0              5053  36795  RISE       1
I__196/O                                                                              InMux                        259              5313  36795  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in3                       LogicCell40_SEQ_MODE_1010      0              5313  36795  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Setup Constraint : 40000p
Path slack       : 36809p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                  LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__685/I                                                       Odrv4                          0              2921  36781  RISE       1
I__685/O                                                       Odrv4                        351              3272  36781  RISE       1
I__691/I                                                       Span4Mux_v                     0              3272  36781  RISE       1
I__691/O                                                       Span4Mux_v                   351              3623  36781  RISE       1
I__704/I                                                       LocalMux                       0              3623  36781  RISE       1
I__704/O                                                       LocalMux                     330              3952  36781  RISE       1
I__711/I                                                       InMux                          0              3952  36781  RISE       1
I__711/O                                                       InMux                        259              4212  36781  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/in1    LogicCell40_SEQ_MODE_0000      0              4212  36781  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_0000    400              4612  36781  RISE       2
I__326/I                                                       LocalMux                       0              4612  36809  RISE       1
I__326/O                                                       LocalMux                     330              4941  36809  RISE       1
I__328/I                                                       InMux                          0              4941  36809  RISE       1
I__328/O                                                       InMux                        259              5201  36809  RISE       1
I__329/I                                                       CascadeMux                     0              5201  36809  RISE       1
I__329/O                                                       CascadeMux                     0              5201  36809  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in2         LogicCell40_SEQ_MODE_1010      0              5201  36809  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Setup Constraint : 40000p
Path slack       : 36858p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__167/I                                                                  Odrv4                          0              2921  35974  RISE       1
I__167/O                                                                  Odrv4                        351              3272  35974  RISE       1
I__169/I                                                                  LocalMux                       0              3272  35974  RISE       1
I__169/O                                                                  LocalMux                     330              3602  35974  RISE       1
I__171/I                                                                  InMux                          0              3602  35974  RISE       1
I__171/O                                                                  InMux                        259              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3861  35974  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35974  RISE       2
I__248/I                                                                  Odrv4                          0              4310  36858  RISE       1
I__248/O                                                                  Odrv4                        351              4661  36858  RISE       1
I__250/I                                                                  LocalMux                       0              4661  36858  RISE       1
I__250/O                                                                  LocalMux                     330              4990  36858  RISE       1
I__251/I                                                                  InMux                          0              4990  36858  RISE       1
I__251/O                                                                  InMux                        259              5250  36858  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in3                        LogicCell40_SEQ_MODE_1010      0              5250  36858  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : r_Master_TX_DV_LC_2_9_4/in3
Capture Clock    : r_Master_TX_DV_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 36858p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__307/I                                                          Span4Mux_v                     0              4310  36858  RISE       1
I__307/O                                                          Span4Mux_v                   351              4661  36858  RISE       1
I__318/I                                                          LocalMux                       0              4661  36858  RISE       1
I__318/O                                                          LocalMux                     330              4990  36858  RISE       1
I__323/I                                                          InMux                          0              4990  36858  RISE       1
I__323/O                                                          InMux                        259              5250  36858  RISE       1
r_Master_TX_DV_LC_2_9_4/in3                                       LogicCell40_SEQ_MODE_1000      0              5250  36858  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 36879p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__674/I                                                                            LocalMux                       0              4275  36241  RISE       1
I__674/O                                                                            LocalMux                     330              4605  36241  RISE       1
I__678/I                                                                            InMux                          0              4605  36241  RISE       1
I__678/O                                                                            InMux                        259              4864  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/in3    LogicCell40_SEQ_MODE_0000      0              4864  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/ltout  LogicCell40_SEQ_MODE_0000    267              5131  36879  RISE       1
I__471/I                                                                            CascadeMux                     0              5131  36879  RISE       1
I__471/O                                                                            CascadeMux                     0              5131  36879  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in2             LogicCell40_SEQ_MODE_1010      0              5131  36879  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 36908p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__306/I                                                          Span4Mux_s1_h                  0              4310  36907  RISE       1
I__306/O                                                          Span4Mux_s1_h                175              4485  36907  RISE       1
I__317/I                                                          LocalMux                       0              4485  36907  RISE       1
I__317/O                                                          LocalMux                     330              4815  36907  RISE       1
I__321/I                                                          InMux                          0              4815  36907  RISE       1
I__321/O                                                          InMux                        259              5074  36907  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in1   LogicCell40_SEQ_MODE_1011      0              5074  36907  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 36908p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__306/I                                                          Span4Mux_s1_h                  0              4310  36907  RISE       1
I__306/O                                                          Span4Mux_s1_h                175              4485  36907  RISE       1
I__317/I                                                          LocalMux                       0              4485  36907  RISE       1
I__317/O                                                          LocalMux                     330              4815  36907  RISE       1
I__322/I                                                          InMux                          0              4815  36907  RISE       1
I__322/O                                                          InMux                        259              5074  36907  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in1   LogicCell40_SEQ_MODE_1011      0              5074  36907  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 36914p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                            Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                            Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                            LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                            LocalMux                     330              3602  36276  RISE       1
I__659/I                                                                            InMux                          0              3602  36276  RISE       1
I__659/O                                                                            InMux                        259              3861  36276  RISE       1
I__662/I                                                                            CascadeMux                     0              3861  36276  RISE       1
I__662/O                                                                            CascadeMux                     0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36276  RISE       2
I__722/I                                                                            LocalMux                       0              4240  36276  RISE       1
I__722/O                                                                            LocalMux                     330              4570  36276  RISE       1
I__724/I                                                                            InMux                          0              4570  36276  RISE       1
I__724/O                                                                            InMux                        259              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in3    LogicCell40_SEQ_MODE_0000      0              4829  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/ltout  LogicCell40_SEQ_MODE_0000    267              5096  36914  RISE       1
I__519/I                                                                            CascadeMux                     0              5096  36914  RISE       1
I__519/O                                                                            CascadeMux                     0              5096  36914  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in2             LogicCell40_SEQ_MODE_1010      0              5096  36914  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 36921p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__155/I                                                                              LocalMux                       0              2921  36669  RISE       1
I__155/O                                                                              LocalMux                     330              3251  36669  RISE       1
I__157/I                                                                              InMux                          0              3251  36669  RISE       1
I__157/O                                                                              InMux                        259              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022  36669  RISE       2
I__204/I                                                                              InMux                          0              4022  36921  RISE       1
I__204/O                                                                              InMux                        259              4282  36921  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/in3       LogicCell40_SEQ_MODE_0000      0              4282  36921  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/lcout     LogicCell40_SEQ_MODE_0000    316              4598  36921  RISE       1
I__205/I                                                                              LocalMux                       0              4598  36921  RISE       1
I__205/O                                                                              LocalMux                     330              4927  36921  RISE       1
I__206/I                                                                              InMux                          0              4927  36921  RISE       1
I__206/O                                                                              InMux                        259              5187  36921  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in3                       LogicCell40_SEQ_MODE_1010      0              5187  36921  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Setup Constraint : 40000p
Path slack       : 36922p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36248  RISE       3
I__515/I                                                                                      LocalMux                       0              2921  36795  RISE       1
I__515/O                                                                                      LocalMux                     330              3251  36795  RISE       1
I__518/I                                                                                      InMux                          0              3251  36795  RISE       1
I__518/O                                                                                      InMux                        259              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36795  RISE       2
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36795  RISE       2
I__241/I                                                                                      InMux                          0              3896  36921  RISE       1
I__241/O                                                                                      InMux                        259              4156  36921  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/in3       LogicCell40_SEQ_MODE_0000      0              4156  36921  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/lcout     LogicCell40_SEQ_MODE_0000    316              4471  36921  RISE       1
I__262/I                                                                                      LocalMux                       0              4471  36921  RISE       1
I__262/O                                                                                      LocalMux                     330              4801  36921  RISE       1
I__263/I                                                                                      InMux                          0              4801  36921  RISE       1
I__263/O                                                                                      InMux                        259              5060  36921  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in1                       LogicCell40_SEQ_MODE_1010      0              5060  36921  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 36950p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__155/I                                                                              LocalMux                       0              2921  36669  RISE       1
I__155/O                                                                              LocalMux                     330              3251  36669  RISE       1
I__157/I                                                                              InMux                          0              3251  36669  RISE       1
I__157/O                                                                              InMux                        259              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36669  RISE       2
I__135/I                                                                              InMux                          0              3896  36949  RISE       1
I__135/O                                                                              InMux                        259              4156  36949  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/in3       LogicCell40_SEQ_MODE_0000      0              4156  36949  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/lcout     LogicCell40_SEQ_MODE_0000    316              4471  36949  RISE       1
I__136/I                                                                              LocalMux                       0              4471  36949  RISE       1
I__136/O                                                                              LocalMux                     330              4801  36949  RISE       1
I__137/I                                                                              InMux                          0              4801  36949  RISE       1
I__137/O                                                                              InMux                        259              5060  36949  RISE       1
I__138/I                                                                              CascadeMux                     0              5060  36949  RISE       1
I__138/O                                                                              CascadeMux                     0              5060  36949  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in2                       LogicCell40_SEQ_MODE_1011      0              5060  36949  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Setup Constraint : 40000p
Path slack       : 36977p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout                  LogicCell40_SEQ_MODE_1010    540              2921  36248  RISE       3
I__515/I                                                                                   LocalMux                       0              2921  36795  RISE       1
I__515/O                                                                                   LocalMux                     330              3251  36795  RISE       1
I__518/I                                                                                   InMux                          0              3251  36795  RISE       1
I__518/O                                                                                   InMux                        259              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/in1              LogicCell40_SEQ_MODE_0000      0              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770  36795  RISE       2
I__242/I                                                                                   InMux                          0              3770  36977  RISE       1
I__242/O                                                                                   InMux                        259              4029  36977  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/in3    LogicCell40_SEQ_MODE_0000      0              4029  36977  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_0000    316              4345  36977  RISE       1
I__214/I                                                                                   LocalMux                       0              4345  36977  RISE       1
I__214/O                                                                                   LocalMux                     330              4675  36977  RISE       1
I__215/I                                                                                   InMux                          0              4675  36977  RISE       1
I__215/O                                                                                   InMux                        259              4934  36977  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in0                    LogicCell40_SEQ_MODE_1010      0              4934  36977  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Setup Constraint : 40000p
Path slack       : 36992p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                 LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__684/I                                                      Odrv12                         0              2921  36970  RISE       1
I__684/O                                                      Odrv12                       491              3412  36970  RISE       1
I__688/I                                                      LocalMux                       0              3412  36991  RISE       1
I__688/O                                                      LocalMux                     330              3742  36991  RISE       1
I__697/I                                                      InMux                          0              3742  36991  RISE       1
I__697/O                                                      InMux                        259              4001  36991  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4001  36991  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              4401  36991  RISE       2
I__338/I                                                      LocalMux                       0              4401  36991  RISE       1
I__338/O                                                      LocalMux                     330              4731  36991  RISE       1
I__339/I                                                      InMux                          0              4731  36991  RISE       1
I__339/O                                                      InMux                        259              4990  36991  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in1        LogicCell40_SEQ_MODE_1010      0              4990  36991  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Setup Constraint : 40000p
Path slack       : 36992p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                 LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__684/I                                                      Odrv12                         0              2921  36970  RISE       1
I__684/O                                                      Odrv12                       491              3412  36970  RISE       1
I__688/I                                                      LocalMux                       0              3412  36991  RISE       1
I__688/O                                                      LocalMux                     330              3742  36991  RISE       1
I__697/I                                                      InMux                          0              3742  36991  RISE       1
I__697/O                                                      InMux                        259              4001  36991  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/in1    LogicCell40_SEQ_MODE_0000      0              4001  36991  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_0000    400              4401  36991  RISE       2
I__338/I                                                      LocalMux                       0              4401  36991  RISE       1
I__338/O                                                      LocalMux                     330              4731  36991  RISE       1
I__340/I                                                      InMux                          0              4731  36991  RISE       1
I__340/O                                                      InMux                        259              4990  36991  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in1        LogicCell40_SEQ_MODE_1010      0              4990  36991  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__304/I                                                          LocalMux                       0              4310  36023  RISE       1
I__304/O                                                          LocalMux                     330              4640  36023  RISE       1
I__312/I                                                          InMux                          0              4640  37012  RISE       1
I__312/O                                                          InMux                        259              4899  37012  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in0   LogicCell40_SEQ_MODE_1010      0              4899  37012  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 37012p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__304/I                                                          LocalMux                       0              4310  36023  RISE       1
I__304/O                                                          LocalMux                     330              4640  36023  RISE       1
I__313/I                                                          InMux                          0              4640  37012  RISE       1
I__313/O                                                          InMux                        259              4899  37012  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in0   LogicCell40_SEQ_MODE_1010      0              4899  37012  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 37047p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__675/I                                                                            LocalMux                       0              4275  37047  RISE       1
I__675/O                                                                            LocalMux                     330              4605  37047  RISE       1
I__680/I                                                                            InMux                          0              4605  37047  RISE       1
I__680/O                                                                            InMux                        259              4864  37047  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in0              LogicCell40_SEQ_MODE_1010      0              4864  37047  RISE       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Setup Constraint : 40000p
Path slack       : 37047p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__676/I                                                                            LocalMux                       0              4275  37047  RISE       1
I__676/O                                                                            LocalMux                     330              4605  37047  RISE       1
I__682/I                                                                            InMux                          0              4605  37047  RISE       1
I__682/O                                                                            InMux                        259              4864  37047  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in0            LogicCell40_SEQ_MODE_1010      0              4864  37047  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 37076p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                  LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__155/I                                                                           LocalMux                       0              2921  36669  RISE       1
I__155/O                                                                           LocalMux                     330              3251  36669  RISE       1
I__157/I                                                                           InMux                          0              3251  36669  RISE       1
I__157/O                                                                           InMux                        259              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1              LogicCell40_SEQ_MODE_0000      0              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770  36669  RISE       2
I__145/I                                                                           InMux                          0              3770  37075  RISE       1
I__145/O                                                                           InMux                        259              4029  37075  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4029  37075  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              4345  37075  RISE       1
I__146/I                                                                           LocalMux                       0              4345  37075  RISE       1
I__146/O                                                                           LocalMux                     330              4675  37075  RISE       1
I__147/I                                                                           InMux                          0              4675  37075  RISE       1
I__147/O                                                                           InMux                        259              4934  37075  RISE       1
I__148/I                                                                           CascadeMux                     0              4934  37075  RISE       1
I__148/O                                                                           CascadeMux                     0              4934  37075  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in2                    LogicCell40_SEQ_MODE_1010      0              4934  37075  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : r_Master_TX_DV_LC_2_9_4/in1
Capture Clock    : r_Master_TX_DV_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36094  RISE       6
I__621/I                                                             LocalMux                       0              2921  37082  RISE       1
I__621/O                                                             LocalMux                     330              3251  37082  RISE       1
I__626/I                                                             InMux                          0              3251  37082  RISE       1
I__626/O                                                             InMux                        259              3510  37082  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIIM3J_0_LC_4_9_6/in0           LogicCell40_SEQ_MODE_0000      0              3510  37082  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIIM3J_0_LC_4_9_6/lcout         LogicCell40_SEQ_MODE_0000    449              3959  37082  RISE       1
I__257/I                                                             Odrv4                          0              3959  37082  RISE       1
I__257/O                                                             Odrv4                        351              4310  37082  RISE       1
I__258/I                                                             LocalMux                       0              4310  37082  RISE       1
I__258/O                                                             LocalMux                     330              4640  37082  RISE       1
I__259/I                                                             InMux                          0              4640  37082  RISE       1
I__259/O                                                             InMux                        259              4899  37082  RISE       1
r_Master_TX_DV_LC_2_9_4/in1                                          LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__300/I                                                          Odrv4                          0              3959  36023  RISE       1
I__300/O                                                          Odrv4                        351              4310  36023  RISE       1
I__304/I                                                          LocalMux                       0              4310  36023  RISE       1
I__304/O                                                          LocalMux                     330              4640  36023  RISE       1
I__314/I                                                          InMux                          0              4640  37082  RISE       1
I__314/O                                                          InMux                        259              4899  37082  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in1   LogicCell40_SEQ_MODE_1010      0              4899  37082  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 37153p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                            Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                            Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                            LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                            LocalMux                     330              3602  36276  RISE       1
I__659/I                                                                            InMux                          0              3602  36276  RISE       1
I__659/O                                                                            InMux                        259              3861  36276  RISE       1
I__662/I                                                                            CascadeMux                     0              3861  36276  RISE       1
I__662/O                                                                            CascadeMux                     0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in2    LogicCell40_SEQ_MODE_0000      0              3861  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4240  36276  RISE       2
I__723/I                                                                            LocalMux                       0              4240  37153  RISE       1
I__723/O                                                                            LocalMux                     330              4570  37153  RISE       1
I__725/I                                                                            InMux                          0              4570  37153  RISE       1
I__725/O                                                                            InMux                        259              4829  37153  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in1                     LogicCell40_SEQ_MODE_1011      0              4829  37153  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 37244p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__675/I                                                                            LocalMux                       0              4275  37047  RISE       1
I__675/O                                                                            LocalMux                     330              4605  37047  RISE       1
I__679/I                                                                            InMux                          0              4605  37244  RISE       1
I__679/O                                                                            InMux                        259              4864  37244  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in3                   LogicCell40_SEQ_MODE_1010      0              4864  37244  RISE       1

Capture Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Setup Constraint : 40000p
Path slack       : 37244p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__676/I                                                                            LocalMux                       0              4275  37047  RISE       1
I__676/O                                                                            LocalMux                     330              4605  37047  RISE       1
I__681/I                                                                            InMux                          0              4605  37244  RISE       1
I__681/O                                                                            InMux                        259              4864  37244  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in3            LogicCell40_SEQ_MODE_1010      0              4864  37244  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 37244p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__464/I                                                                            LocalMux                       0              2921  36241  RISE       1
I__464/O                                                                            LocalMux                     330              3251  36241  RISE       1
I__467/I                                                                            InMux                          0              3251  36241  RISE       1
I__467/O                                                                            InMux                        259              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510  36241  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNI3DDL_0_LC_5_9_3/ltout   LogicCell40_SEQ_MODE_0000    386              3896  36241  FALL       1
I__453/I                                                                            CascadeMux                     0              3896  36241  FALL       1
I__453/O                                                                            CascadeMux                     0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3896  36241  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4275  36241  RISE       6
I__677/I                                                                            LocalMux                       0              4275  37244  RISE       1
I__677/O                                                                            LocalMux                     330              4605  37244  RISE       1
I__683/I                                                                            InMux                          0              4605  37244  RISE       1
I__683/O                                                                            InMux                        259              4864  37244  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in3                     LogicCell40_SEQ_MODE_1011      0              4864  37244  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Setup Constraint : 40000p
Path slack       : 37279p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout       LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__654/I                                                                         Odrv4                          0              2921  36276  RISE       1
I__654/O                                                                         Odrv4                        351              3272  36276  RISE       1
I__656/I                                                                         LocalMux                       0              3272  36276  RISE       1
I__656/O                                                                         LocalMux                     330              3602  36276  RISE       1
I__660/I                                                                         InMux                          0              3602  37279  RISE       1
I__660/O                                                                         InMux                        259              3861  37279  RISE       1
I__663/I                                                                         CascadeMux                     0              3861  37279  RISE       1
I__663/O                                                                         CascadeMux                     0              3861  37279  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNO_0_3_LC_6_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3861  37279  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNO_0_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              4240  37279  RISE       1
I__720/I                                                                         LocalMux                       0              4240  37279  RISE       1
I__720/O                                                                         LocalMux                     330              4570  37279  RISE       1
I__721/I                                                                         InMux                          0              4570  37279  RISE       1
I__721/O                                                                         InMux                        259              4829  37279  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in3         LogicCell40_SEQ_MODE_1010      0              4829  37279  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_7_LC_2_13_7/in3
Capture Clock    : r_LED_Count_7_LC_2_13_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
r_LED_Count_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770  37321  RISE       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896  37321  RISE       2
r_LED_Count_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_1000      0              3896  37321  RISE       1
r_LED_Count_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    126              4022  37321  RISE       2
r_LED_Count_3_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_1000      0              4022  37321  RISE       1
r_LED_Count_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    126              4149  37321  RISE       2
r_LED_Count_4_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_1000      0              4149  37321  RISE       1
r_LED_Count_4_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_1000    126              4275  37321  RISE       2
r_LED_Count_5_LC_2_13_5/carryin   LogicCell40_SEQ_MODE_1000      0              4275  37321  RISE       1
r_LED_Count_5_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_1000    126              4401  37321  RISE       2
r_LED_Count_6_LC_2_13_6/carryin   LogicCell40_SEQ_MODE_1000      0              4401  37321  RISE       1
r_LED_Count_6_LC_2_13_6/carryout  LogicCell40_SEQ_MODE_1000    126              4527  37321  RISE       1
I__243/I                          InMux                          0              4527  37321  RISE       1
I__243/O                          InMux                        259              4787  37321  RISE       1
r_LED_Count_7_LC_2_13_7/in3       LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_7_LC_2_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout         LogicCell40_SEQ_MODE_1011    540              2921  36381  RISE       6
I__805/I                                                                          LocalMux                       0              2921  36381  RISE       1
I__805/O                                                                          LocalMux                     330              3251  36381  RISE       1
I__810/I                                                                          InMux                          0              3251  37363  RISE       1
I__810/O                                                                          InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       2
I__617/I                                                                          LocalMux                       0              3959  37363  RISE       1
I__617/O                                                                          LocalMux                     330              4289  37363  RISE       1
I__619/I                                                                          InMux                          0              4289  37363  RISE       1
I__619/O                                                                          InMux                        259              4548  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in0                LogicCell40_SEQ_MODE_1010      0              4548  37363  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__845/I                                                                             InMux                          0              3251  37363  RISE       1
I__845/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       4
I__590/I                                                                             LocalMux                       0              3959  37363  RISE       1
I__590/O                                                                             LocalMux                     330              4289  37363  RISE       1
I__594/I                                                                             InMux                          0              4289  37363  RISE       1
I__594/O                                                                             InMux                        259              4548  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in0                   LogicCell40_SEQ_MODE_1010      0              4548  37363  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Setup Constraint : 40000p
Path slack       : 37363p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__846/I                                                                             InMux                          0              3251  37363  RISE       1
I__846/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       3
I__576/I                                                                             LocalMux                       0              3959  37363  RISE       1
I__576/O                                                                             LocalMux                     330              4289  37363  RISE       1
I__578/I                                                                             InMux                          0              4289  37363  RISE       1
I__578/O                                                                             InMux                        259              4548  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in0                   LogicCell40_SEQ_MODE_1010      0              4548  37363  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in0
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 37412p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__534/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__534/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__537/I                                                                     InMux                          0              4240  37412  RISE       1
I__537/O                                                                     InMux                        259              4499  37412  RISE       1
r_ADC_Word_12_LC_4_14_2/in0                                                  LogicCell40_SEQ_MODE_1000      0              4499  37412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in0
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 37412p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__534/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__534/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__538/I                                                                     InMux                          0              4240  37412  RISE       1
I__538/O                                                                     InMux                        259              4499  37412  RISE       1
r_ADC_Word_5_LC_4_14_4/in0                                                   LogicCell40_SEQ_MODE_1000      0              4499  37412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in0
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 37412p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__534/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__534/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__541/I                                                                     InMux                          0              4240  37412  RISE       1
I__541/O                                                                     InMux                        259              4499  37412  RISE       1
r_ADC_Word_9_LC_4_14_6/in0                                                   LogicCell40_SEQ_MODE_1000      0              4499  37412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Setup Constraint : 40000p
Path slack       : 37412p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36065  RISE       6
I__825/I                                                                           LocalMux                       0              2921  37412  RISE       1
I__825/O                                                                           LocalMux                     330              3251  37412  RISE       1
I__829/I                                                                           InMux                          0              3251  37412  RISE       1
I__829/O                                                                           InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       2
I__631/I                                                                           LocalMux                       0              3910  37412  RISE       1
I__631/O                                                                           LocalMux                     330              4240  37412  RISE       1
I__632/I                                                                           InMux                          0              4240  37412  RISE       1
I__632/O                                                                           InMux                        259              4499  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in0            LogicCell40_SEQ_MODE_1011      0              4499  37412  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in0
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 37412p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__535/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__535/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__543/I                                                                     InMux                          0              4240  37412  RISE       1
I__543/O                                                                     InMux                        259              4499  37412  RISE       1
r_ADC_Word_8_LC_5_14_2/in0                                                   LogicCell40_SEQ_MODE_1000      0              4499  37412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__301/I                                                          LocalMux                       0              3959  37433  RISE       1
I__301/O                                                          LocalMux                     330              4289  37433  RISE       1
I__308/I                                                          InMux                          0              4289  37433  RISE       1
I__308/O                                                          InMux                        259              4548  37433  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in1                LogicCell40_SEQ_MODE_1010      0              4548  37433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__845/I                                                                             InMux                          0              3251  37363  RISE       1
I__845/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       4
I__590/I                                                                             LocalMux                       0              3959  37363  RISE       1
I__590/O                                                                             LocalMux                     330              4289  37363  RISE       1
I__591/I                                                                             InMux                          0              4289  37433  RISE       1
I__591/O                                                                             InMux                        259              4548  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in1                   LogicCell40_SEQ_MODE_1010      0              4548  37433  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__845/I                                                                             InMux                          0              3251  37363  RISE       1
I__845/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       4
I__590/I                                                                             LocalMux                       0              3959  37363  RISE       1
I__590/O                                                                             LocalMux                     330              4289  37363  RISE       1
I__593/I                                                                             InMux                          0              4289  37433  RISE       1
I__593/O                                                                             InMux                        259              4548  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in1                   LogicCell40_SEQ_MODE_1010      0              4548  37433  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 37434p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__655/I                                                                             LocalMux                       0              2921  37433  RISE       1
I__655/O                                                                             LocalMux                     330              3251  37433  RISE       1
I__657/I                                                                             InMux                          0              3251  37433  RISE       1
I__657/O                                                                             InMux                        259              3510  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       2
I__634/I                                                                             LocalMux                       0              3959  37433  RISE       1
I__634/O                                                                             LocalMux                     330              4289  37433  RISE       1
I__635/I                                                                             InMux                          0              4289  37433  RISE       1
I__635/O                                                                             InMux                        259              4548  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in1             LogicCell40_SEQ_MODE_1010      0              4548  37433  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Setup Constraint : 40000p
Path slack       : 37433p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__685/I                                                     Odrv4                          0              2921  36781  RISE       1
I__685/O                                                     Odrv4                        351              3272  36781  RISE       1
I__691/I                                                     Span4Mux_v                     0              3272  36781  RISE       1
I__691/O                                                     Span4Mux_v                   351              3623  36781  RISE       1
I__704/I                                                     LocalMux                       0              3623  36781  RISE       1
I__704/O                                                     LocalMux                     330              3952  36781  RISE       1
I__712/I                                                     InMux                          0              3952  37433  RISE       1
I__712/O                                                     InMux                        259              4212  37433  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNO_0_0_LC_4_10_4/in0    LogicCell40_SEQ_MODE_0000      0              4212  37433  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNO_0_0_LC_4_10_4/ltout  LogicCell40_SEQ_MODE_0000    365              4577  37433  RISE       1
I__348/I                                                     CascadeMux                     0              4577  37433  RISE       1
I__348/O                                                     CascadeMux                     0              4577  37433  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in2          LogicCell40_SEQ_MODE_1010      0              4577  37433  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_6_LC_2_13_6/in3
Capture Clock    : r_LED_Count_6_LC_2_13_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
r_LED_Count_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770  37321  RISE       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896  37321  RISE       2
r_LED_Count_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_1000      0              3896  37321  RISE       1
r_LED_Count_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    126              4022  37321  RISE       2
r_LED_Count_3_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_1000      0              4022  37321  RISE       1
r_LED_Count_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    126              4149  37321  RISE       2
r_LED_Count_4_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_1000      0              4149  37321  RISE       1
r_LED_Count_4_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_1000    126              4275  37321  RISE       2
r_LED_Count_5_LC_2_13_5/carryin   LogicCell40_SEQ_MODE_1000      0              4275  37321  RISE       1
r_LED_Count_5_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_1000    126              4401  37321  RISE       2
I__244/I                          InMux                          0              4401  37447  RISE       1
I__244/O                          InMux                        259              4661  37447  RISE       1
r_LED_Count_6_LC_2_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__155/I                                                                              LocalMux                       0              2921  36669  RISE       1
I__155/O                                                                              LocalMux                     330              3251  36669  RISE       1
I__157/I                                                                              InMux                          0              3251  36669  RISE       1
I__157/O                                                                              InMux                        259              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149  36669  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275  36669  RISE       2
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4275  37447  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4401  37447  RISE       1
I__172/I                                                                              InMux                          0              4401  37447  RISE       1
I__172/O                                                                              InMux                        259              4661  37447  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in3                       LogicCell40_SEQ_MODE_1011      0              4661  37447  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__655/I                                                                             LocalMux                       0              2921  37433  RISE       1
I__655/O                                                                             LocalMux                     330              3251  37433  RISE       1
I__657/I                                                                             InMux                          0              3251  37433  RISE       1
I__657/O                                                                             InMux                        259              3510  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  37433  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37433  RISE       2
I__634/I                                                                             LocalMux                       0              3959  37433  RISE       1
I__634/O                                                                             LocalMux                     330              4289  37433  RISE       1
I__636/I                                                                             InMux                          0              4289  37461  RISE       1
I__636/O                                                                             InMux                        259              4548  37461  RISE       1
I__637/I                                                                             CascadeMux                     0              4548  37461  RISE       1
I__637/O                                                                             CascadeMux                     0              4548  37461  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in2               LogicCell40_SEQ_MODE_1010      0              4548  37461  RISE       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__846/I                                                                             InMux                          0              3251  37363  RISE       1
I__846/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       3
I__577/I                                                                             LocalMux                       0              3959  37461  RISE       1
I__577/O                                                                             LocalMux                     330              4289  37461  RISE       1
I__579/I                                                                             InMux                          0              4289  37461  RISE       1
I__579/O                                                                             InMux                        259              4548  37461  RISE       1
I__581/I                                                                             CascadeMux                     0              4548  37461  RISE       1
I__581/O                                                                             CascadeMux                     0              4548  37461  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in2                   LogicCell40_SEQ_MODE_1010      0              4548  37461  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Setup Constraint : 40000p
Path slack       : 37462p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__846/I                                                                             InMux                          0              3251  37363  RISE       1
I__846/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       3
I__577/I                                                                             LocalMux                       0              3959  37461  RISE       1
I__577/O                                                                             LocalMux                     330              4289  37461  RISE       1
I__580/I                                                                             InMux                          0              4289  37461  RISE       1
I__580/O                                                                             InMux                        259              4548  37461  RISE       1
I__582/I                                                                             CascadeMux                     0              4548  37461  RISE       1
I__582/O                                                                             CascadeMux                     0              4548  37461  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in2                   LogicCell40_SEQ_MODE_1010      0              4548  37461  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Setup Constraint : 40000p
Path slack       : 37468p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                  LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__685/I                                                       Odrv4                          0              2921  36781  RISE       1
I__685/O                                                       Odrv4                        351              3272  36781  RISE       1
I__691/I                                                       Span4Mux_v                     0              3272  36781  RISE       1
I__691/O                                                       Span4Mux_v                   351              3623  36781  RISE       1
I__704/I                                                       LocalMux                       0              3623  36781  RISE       1
I__704/O                                                       LocalMux                     330              3952  36781  RISE       1
I__711/I                                                       InMux                          0              3952  36781  RISE       1
I__711/O                                                       InMux                        259              4212  36781  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/in1    LogicCell40_SEQ_MODE_0000      0              4212  36781  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/ltout  LogicCell40_SEQ_MODE_0000    379              4591  37468  FALL       1
I__246/I                                                       CascadeMux                     0              4591  37468  FALL       1
I__246/O                                                       CascadeMux                     0              4591  37468  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in2         LogicCell40_SEQ_MODE_1010      0              4591  37468  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 37469p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                           LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__686/I                                                                Odrv4                          0              2921  37468  RISE       1
I__686/O                                                                Odrv4                        351              3272  37468  RISE       1
I__694/I                                                                Span4Mux_h                     0              3272  37468  RISE       1
I__694/O                                                                Span4Mux_h                   302              3574  37468  RISE       1
I__708/I                                                                Span4Mux_v                     0              3574  37468  RISE       1
I__708/O                                                                Span4Mux_v                   351              3924  37468  RISE       1
I__717/I                                                                LocalMux                       0              3924  37468  RISE       1
I__717/O                                                                LocalMux                     330              4254  37468  RISE       1
I__719/I                                                                InMux                          0              4254  37468  RISE       1
I__719/O                                                                InMux                        259              4513  37468  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in1  LogicCell40_SEQ_MODE_1010      0              4513  37468  RISE       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Setup Constraint : 40000p
Path slack       : 37483p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921  36065  RISE       6
I__825/I                                                                           LocalMux                       0              2921  37412  RISE       1
I__825/O                                                                           LocalMux                     330              3251  37412  RISE       1
I__829/I                                                                           InMux                          0              3251  37412  RISE       1
I__829/O                                                                           InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       2
I__631/I                                                                           LocalMux                       0              3910  37412  RISE       1
I__631/O                                                                           LocalMux                     330              4240  37412  RISE       1
I__633/I                                                                           InMux                          0              4240  37482  RISE       1
I__633/O                                                                           InMux                        259              4499  37482  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in1            LogicCell40_SEQ_MODE_1011      0              4499  37482  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout            LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__841/I                                                                             LocalMux                       0              2921  37363  RISE       1
I__841/O                                                                             LocalMux                     330              3251  37363  RISE       1
I__845/I                                                                             InMux                          0              3251  37363  RISE       1
I__845/O                                                                             InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       4
I__590/I                                                                             LocalMux                       0              3959  37363  RISE       1
I__590/O                                                                             LocalMux                     330              4289  37363  RISE       1
I__592/I                                                                             InMux                          0              4289  37559  RISE       1
I__592/O                                                                             InMux                        259              4548  37559  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in3                   LogicCell40_SEQ_MODE_1010      0              4548  37559  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout         LogicCell40_SEQ_MODE_1011    540              2921  36381  RISE       6
I__805/I                                                                          LocalMux                       0              2921  36381  RISE       1
I__805/O                                                                          LocalMux                     330              3251  36381  RISE       1
I__810/I                                                                          InMux                          0              3251  37363  RISE       1
I__810/O                                                                          InMux                        259              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3510  37363  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959  37363  RISE       2
I__617/I                                                                          LocalMux                       0              3959  37363  RISE       1
I__617/O                                                                          LocalMux                     330              4289  37363  RISE       1
I__618/I                                                                          InMux                          0              4289  37559  RISE       1
I__618/O                                                                          InMux                        259              4548  37559  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in3                LogicCell40_SEQ_MODE_1010      0              4548  37559  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__302/I                                                          LocalMux                       0              3959  37559  RISE       1
I__302/O                                                          LocalMux                     330              4289  37559  RISE       1
I__309/I                                                          InMux                          0              4289  37559  RISE       1
I__309/O                                                          InMux                        259              4548  37559  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in3                  LogicCell40_SEQ_MODE_1011      0              4548  37559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Setup Constraint : 40000p
Path slack       : 37560p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout          LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                          LocalMux                       0              2921  36023  RISE       1
I__330/O                                                          LocalMux                     330              3251  36023  RISE       1
I__331/I                                                          InMux                          0              3251  36023  RISE       1
I__331/O                                                          InMux                        259              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510  36023  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36023  RISE      12
I__303/I                                                          LocalMux                       0              3959  37559  RISE       1
I__303/O                                                          LocalMux                     330              4289  37559  RISE       1
I__310/I                                                          InMux                          0              4289  37559  RISE       1
I__310/O                                                          InMux                        259              4548  37559  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in3               LogicCell40_SEQ_MODE_1010      0              4548  37559  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_5_LC_2_13_5/in3
Capture Clock    : r_LED_Count_5_LC_2_13_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
r_LED_Count_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770  37321  RISE       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896  37321  RISE       2
r_LED_Count_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_1000      0              3896  37321  RISE       1
r_LED_Count_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    126              4022  37321  RISE       2
r_LED_Count_3_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_1000      0              4022  37321  RISE       1
r_LED_Count_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    126              4149  37321  RISE       2
r_LED_Count_4_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_1000      0              4149  37321  RISE       1
r_LED_Count_4_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_1000    126              4275  37321  RISE       2
I__245/I                          InMux                          0              4275  37573  RISE       1
I__245/O                          InMux                        259              4534  37573  RISE       1
r_LED_Count_5_LC_2_13_5/in3       LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout           LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__814/I                                                                            LocalMux                       0              2921  36276  RISE       1
I__814/O                                                                            LocalMux                     330              3251  36276  RISE       1
I__816/I                                                                            InMux                          0              3251  36276  RISE       1
I__816/O                                                                            InMux                        259              3510  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       2
I__852/I                                                                            LocalMux                       0              3910  37608  RISE       1
I__852/O                                                                            LocalMux                     330              4240  37608  RISE       1
I__854/I                                                                            InMux                          0              4240  37608  RISE       1
I__854/O                                                                            InMux                        259              4499  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in3                  LogicCell40_SEQ_MODE_1010      0              4499  37608  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in3
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__534/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__534/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__536/I                                                                     InMux                          0              4240  37608  RISE       1
I__536/O                                                                     InMux                        259              4499  37608  RISE       1
r_ADC_Word_10_LC_4_14_5/in3                                                  LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in3
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__534/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__534/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__539/I                                                                     InMux                          0              4240  37608  RISE       1
I__539/O                                                                     InMux                        259              4499  37608  RISE       1
r_ADC_Word_6_LC_4_14_3/in3                                                   LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in3
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__534/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__534/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__540/I                                                                     InMux                          0              4240  37608  RISE       1
I__540/O                                                                     InMux                        259              4499  37608  RISE       1
r_ADC_Word_7_LC_4_14_7/in3                                                   LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in3
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                                     LocalMux                       0              2921  37412  RISE       1
I__476/O                                                                     LocalMux                     330              3251  37412  RISE       1
I__477/I                                                                     InMux                          0              3251  37412  RISE       1
I__477/O                                                                     InMux                        259              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in1    LogicCell40_SEQ_MODE_0000      0              3510  37412  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37412  RISE       8
I__535/I                                                                     LocalMux                       0              3910  37412  RISE       1
I__535/O                                                                     LocalMux                     330              4240  37412  RISE       1
I__542/I                                                                     InMux                          0              4240  37608  RISE       1
I__542/O                                                                     InMux                        259              4499  37608  RISE       1
r_ADC_Word_11_LC_5_14_5/in3                                                  LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout           LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__814/I                                                                            LocalMux                       0              2921  36276  RISE       1
I__814/O                                                                            LocalMux                     330              3251  36276  RISE       1
I__817/I                                                                            InMux                          0              3251  37608  RISE       1
I__817/O                                                                            InMux                        259              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       2
I__822/I                                                                            LocalMux                       0              3910  37608  RISE       1
I__822/O                                                                            LocalMux                     330              4240  37608  RISE       1
I__823/I                                                                            InMux                          0              4240  37608  RISE       1
I__823/O                                                                            InMux                        259              4499  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in3                  LogicCell40_SEQ_MODE_1010      0              4499  37608  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout           LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__814/I                                                                            LocalMux                       0              2921  36276  RISE       1
I__814/O                                                                            LocalMux                     330              3251  36276  RISE       1
I__817/I                                                                            InMux                          0              3251  37608  RISE       1
I__817/O                                                                            InMux                        259              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       2
I__822/I                                                                            LocalMux                       0              3910  37608  RISE       1
I__822/O                                                                            LocalMux                     330              4240  37608  RISE       1
I__824/I                                                                            InMux                          0              4240  37608  RISE       1
I__824/O                                                                            InMux                        259              4499  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in3                  LogicCell40_SEQ_MODE_1010      0              4499  37608  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout           LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__814/I                                                                            LocalMux                       0              2921  36276  RISE       1
I__814/O                                                                            LocalMux                     330              3251  36276  RISE       1
I__818/I                                                                            InMux                          0              3251  37608  RISE       1
I__818/O                                                                            InMux                        259              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       2
I__802/I                                                                            LocalMux                       0              3910  37608  RISE       1
I__802/O                                                                            LocalMux                     330              4240  37608  RISE       1
I__803/I                                                                            InMux                          0              4240  37608  RISE       1
I__803/O                                                                            InMux                        259              4499  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in3                  LogicCell40_SEQ_MODE_1010      0              4499  37608  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout           LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__814/I                                                                            LocalMux                       0              2921  36276  RISE       1
I__814/O                                                                            LocalMux                     330              3251  36276  RISE       1
I__818/I                                                                            InMux                          0              3251  37608  RISE       1
I__818/O                                                                            InMux                        259              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/in1    LogicCell40_SEQ_MODE_0000      0              3510  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       2
I__802/I                                                                            LocalMux                       0              3910  37608  RISE       1
I__802/O                                                                            LocalMux                     330              4240  37608  RISE       1
I__804/I                                                                            InMux                          0              4240  37608  RISE       1
I__804/O                                                                            InMux                        259              4499  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in3                  LogicCell40_SEQ_MODE_1010      0              4499  37608  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout           LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__814/I                                                                            LocalMux                       0              2921  36276  RISE       1
I__814/O                                                                            LocalMux                     330              3251  36276  RISE       1
I__816/I                                                                            InMux                          0              3251  36276  RISE       1
I__816/O                                                                            InMux                        259              3510  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36276  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  37608  RISE       2
I__853/I                                                                            LocalMux                       0              3910  37608  RISE       1
I__853/O                                                                            LocalMux                     330              4240  37608  RISE       1
I__855/I                                                                            InMux                          0              4240  37608  RISE       1
I__855/O                                                                            InMux                        259              4499  37608  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in3                      LogicCell40_SEQ_MODE_1010      0              4499  37608  RISE       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_4_LC_2_13_4/in3
Capture Clock    : r_LED_Count_4_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
r_LED_Count_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770  37321  RISE       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896  37321  RISE       2
r_LED_Count_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_1000      0              3896  37321  RISE       1
r_LED_Count_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    126              4022  37321  RISE       2
r_LED_Count_3_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_1000      0              4022  37321  RISE       1
r_LED_Count_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    126              4149  37321  RISE       2
I__162/I                          InMux                          0              4149  37700  RISE       1
I__162/O                          InMux                        259              4408  37700  RISE       1
r_LED_Count_4_LC_2_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Setup Constraint : 40000p
Path slack       : 37699p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__685/I                                                                 Odrv4                          0              2921  36781  RISE       1
I__685/O                                                                 Odrv4                        351              3272  36781  RISE       1
I__692/I                                                                 Span4Mux_v                     0              3272  37700  RISE       1
I__692/O                                                                 Span4Mux_v                   351              3623  37700  RISE       1
I__705/I                                                                 LocalMux                       0              3623  37700  RISE       1
I__705/O                                                                 LocalMux                     330              3952  37700  RISE       1
I__713/I                                                                 InMux                          0              3952  37700  RISE       1
I__713/O                                                                 InMux                        259              4212  37700  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in0  LogicCell40_SEQ_MODE_1010      0              4212  37700  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Setup Constraint : 40000p
Path slack       : 37699p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                             LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__686/I                                                                  Odrv4                          0              2921  37468  RISE       1
I__686/O                                                                  Odrv4                        351              3272  37468  RISE       1
I__693/I                                                                  Span4Mux_v                     0              3272  37700  RISE       1
I__693/O                                                                  Span4Mux_v                   351              3623  37700  RISE       1
I__707/I                                                                  LocalMux                       0              3623  37700  RISE       1
I__707/O                                                                  LocalMux                     330              3952  37700  RISE       1
I__715/I                                                                  InMux                          0              3952  37700  RISE       1
I__715/O                                                                  InMux                        259              4212  37700  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in0  LogicCell40_SEQ_MODE_1010      0              4212  37700  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 37699p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                    LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__686/I                                                         Odrv4                          0              2921  37468  RISE       1
I__686/O                                                         Odrv4                        351              3272  37468  RISE       1
I__695/I                                                         Span4Mux_v                     0              3272  37700  RISE       1
I__695/O                                                         Span4Mux_v                   351              3623  37700  RISE       1
I__709/I                                                         LocalMux                       0              3623  37700  RISE       1
I__709/O                                                         LocalMux                     330              3952  37700  RISE       1
I__718/I                                                         InMux                          0              3952  37700  RISE       1
I__718/O                                                         InMux                        259              4212  37700  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in0  LogicCell40_SEQ_MODE_1011      0              4212  37700  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout                     LogicCell40_SEQ_MODE_1010    540              2921  36248  RISE       3
I__515/I                                                                                      LocalMux                       0              2921  36795  RISE       1
I__515/O                                                                                      LocalMux                     330              3251  36795  RISE       1
I__518/I                                                                                      InMux                          0              3251  36795  RISE       1
I__518/O                                                                                      InMux                        259              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770  36795  RISE       2
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896  36795  RISE       2
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896  36795  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022  36795  RISE       2
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022  37700  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149  37700  RISE       1
I__216/I                                                                                      InMux                          0              4149  37700  RISE       1
I__216/O                                                                                      InMux                        259              4408  37700  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in3                       LogicCell40_SEQ_MODE_1010      0              4408  37700  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk
Setup Constraint : 40000p
Path slack       : 37770p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                      LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__686/I                                                           Odrv4                          0              2921  37468  RISE       1
I__686/O                                                           Odrv4                        351              3272  37468  RISE       1
I__693/I                                                           Span4Mux_v                     0              3272  37700  RISE       1
I__693/O                                                           Span4Mux_v                   351              3623  37700  RISE       1
I__706/I                                                           LocalMux                       0              3623  37770  RISE       1
I__706/O                                                           LocalMux                     330              3952  37770  RISE       1
I__714/I                                                           InMux                          0              3952  37770  RISE       1
I__714/O                                                           InMux                        259              4212  37770  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in1  LogicCell40_SEQ_MODE_1010      0              4212  37770  RISE       1

Capture Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Setup Constraint : 40000p
Path slack       : 37770p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                             LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__686/I                                                                  Odrv4                          0              2921  37468  RISE       1
I__686/O                                                                  Odrv4                        351              3272  37468  RISE       1
I__693/I                                                                  Span4Mux_v                     0              3272  37700  RISE       1
I__693/O                                                                  Span4Mux_v                   351              3623  37700  RISE       1
I__707/I                                                                  LocalMux                       0              3623  37700  RISE       1
I__707/O                                                                  LocalMux                     330              3952  37700  RISE       1
I__716/I                                                                  InMux                          0              3952  37770  RISE       1
I__716/O                                                                  InMux                        259              4212  37770  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in1  LogicCell40_SEQ_MODE_1010      0              4212  37770  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_3_LC_2_13_3/in3
Capture Clock    : r_LED_Count_3_LC_2_13_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
r_LED_Count_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770  37321  RISE       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896  37321  RISE       2
r_LED_Count_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_1000      0              3896  37321  RISE       1
r_LED_Count_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    126              4022  37321  RISE       2
I__163/I                          InMux                          0              4022  37826  RISE       1
I__163/O                          InMux                        259              4282  37826  RISE       1
r_LED_Count_3_LC_2_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in2
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 37833p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37833  RISE       2
I__602/I                                                              Odrv4                          0              2921  37833  RISE       1
I__602/O                                                              Odrv4                        351              3272  37833  RISE       1
I__603/I                                                              Span4Mux_s3_v                  0              3272  37833  RISE       1
I__603/O                                                              Span4Mux_s3_v                316              3588  37833  RISE       1
I__605/I                                                              LocalMux                       0              3588  37833  RISE       1
I__605/O                                                              LocalMux                     330              3917  37833  RISE       1
I__607/I                                                              InMux                          0              3917  37833  RISE       1
I__607/O                                                              InMux                        259              4177  37833  RISE       1
I__609/I                                                              CascadeMux                     0              4177  37833  RISE       1
I__609/O                                                              CascadeMux                     0              4177  37833  RISE       1
r_ADC_Word_7_LC_4_14_7/in2                                            LogicCell40_SEQ_MODE_1000      0              4177  37833  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in2
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 37847p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37847  RISE       2
I__583/I                                                              Odrv4                          0              2921  37847  RISE       1
I__583/O                                                              Odrv4                        351              3272  37847  RISE       1
I__585/I                                                              Span4Mux_h                     0              3272  37847  RISE       1
I__585/O                                                              Span4Mux_h                   302              3574  37847  RISE       1
I__587/I                                                              LocalMux                       0              3574  37847  RISE       1
I__587/O                                                              LocalMux                     330              3903  37847  RISE       1
I__588/I                                                              InMux                          0              3903  37847  RISE       1
I__588/O                                                              InMux                        259              4163  37847  RISE       1
I__589/I                                                              CascadeMux                     0              4163  37847  RISE       1
I__589/O                                                              CascadeMux                     0              4163  37847  RISE       1
r_ADC_Word_5_LC_4_14_4/in2                                            LogicCell40_SEQ_MODE_1000      0              4163  37847  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in2
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 37847p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37847  RISE       2
I__595/I                                                              Odrv4                          0              2921  37847  RISE       1
I__595/O                                                              Odrv4                        351              3272  37847  RISE       1
I__597/I                                                              Span4Mux_h                     0              3272  37847  RISE       1
I__597/O                                                              Span4Mux_h                   302              3574  37847  RISE       1
I__599/I                                                              LocalMux                       0              3574  37847  RISE       1
I__599/O                                                              LocalMux                     330              3903  37847  RISE       1
I__600/I                                                              InMux                          0              3903  37847  RISE       1
I__600/O                                                              InMux                        259              4163  37847  RISE       1
I__601/I                                                              CascadeMux                     0              4163  37847  RISE       1
I__601/O                                                              CascadeMux                     0              4163  37847  RISE       1
r_ADC_Word_9_LC_4_14_6/in2                                            LogicCell40_SEQ_MODE_1000      0              4163  37847  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in2
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 37847p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37847  RISE       2
I__610/I                                                              Odrv4                          0              2921  37847  RISE       1
I__610/O                                                              Odrv4                        351              3272  37847  RISE       1
I__612/I                                                              Span4Mux_h                     0              3272  37847  RISE       1
I__612/O                                                              Span4Mux_h                   302              3574  37847  RISE       1
I__614/I                                                              LocalMux                       0              3574  37847  RISE       1
I__614/O                                                              LocalMux                     330              3903  37847  RISE       1
I__615/I                                                              InMux                          0              3903  37847  RISE       1
I__615/O                                                              InMux                        259              4163  37847  RISE       1
I__616/I                                                              CascadeMux                     0              4163  37847  RISE       1
I__616/O                                                              CascadeMux                     0              4163  37847  RISE       1
r_ADC_Word_10_LC_4_14_5/in2                                           LogicCell40_SEQ_MODE_1000      0              4163  37847  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__684/I                                                                 Odrv12                         0              2921  36970  RISE       1
I__684/O                                                                 Odrv12                       491              3412  36970  RISE       1
I__688/I                                                                 LocalMux                       0              3412  36991  RISE       1
I__688/O                                                                 LocalMux                     330              3742  36991  RISE       1
I__699/I                                                                 InMux                          0              3742  37910  RISE       1
I__699/O                                                                 InMux                        259              4001  37910  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in0  LogicCell40_SEQ_MODE_1010      0              4001  37910  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36065  RISE       6
I__828/I                                                                  Odrv12                         0              2921  37910  RISE       1
I__828/O                                                                  Odrv12                       491              3412  37910  RISE       1
I__834/I                                                                  LocalMux                       0              3412  37910  RISE       1
I__834/O                                                                  LocalMux                     330              3742  37910  RISE       1
I__838/I                                                                  InMux                          0              3742  37910  RISE       1
I__838/O                                                                  InMux                        259              4001  37910  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in0            LogicCell40_SEQ_MODE_1010      0              4001  37910  RISE       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__684/I                                                                 Odrv12                         0              2921  36970  RISE       1
I__684/O                                                                 Odrv12                       491              3412  36970  RISE       1
I__690/I                                                                 LocalMux                       0              3412  37910  RISE       1
I__690/O                                                                 LocalMux                     330              3742  37910  RISE       1
I__703/I                                                                 InMux                          0              3742  37910  RISE       1
I__703/O                                                                 InMux                        259              4001  37910  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in0  LogicCell40_SEQ_MODE_1010      0              4001  37910  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_2_LC_2_13_2/in3
Capture Clock    : r_LED_Count_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
r_LED_Count_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770  37321  RISE       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896  37321  RISE       2
I__164/I                          InMux                          0              3896  37952  RISE       1
I__164/O                          InMux                        259              4156  37952  RISE       1
r_LED_Count_2_LC_2_13_2/in3       LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout      LogicCell40_SEQ_MODE_1011    540              2921  37503  RISE       6
I__481/I                                                Odrv12                         0              2921  37980  RISE       1
I__481/O                                                Odrv12                       491              3412  37980  RISE       1
I__486/I                                                LocalMux                       0              3412  37980  RISE       1
I__486/O                                                LocalMux                     330              3742  37980  RISE       1
I__491/I                                                InMux                          0              3742  37980  RISE       1
I__491/O                                                InMux                        259              4001  37980  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__684/I                                                                 Odrv12                         0              2921  36970  RISE       1
I__684/O                                                                 Odrv12                       491              3412  36970  RISE       1
I__688/I                                                                 LocalMux                       0              3412  36991  RISE       1
I__688/O                                                                 LocalMux                     330              3742  36991  RISE       1
I__698/I                                                                 InMux                          0              3742  38008  RISE       1
I__698/O                                                                 InMux                        259              4001  38008  RISE       1
I__710/I                                                                 CascadeMux                     0              4001  38008  RISE       1
I__710/O                                                                 CascadeMux                     0              4001  38008  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in2  LogicCell40_SEQ_MODE_1010      0              4001  38008  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__550/I                                                          Odrv4                          0              2921  38050  RISE       1
I__550/O                                                          Odrv4                        351              3272  38050  RISE       1
I__553/I                                                          LocalMux                       0              3272  38050  RISE       1
I__553/O                                                          LocalMux                     330              3602  38050  RISE       1
I__562/I                                                          InMux                          0              3602  38050  RISE       1
I__562/O                                                          InMux                        259              3861  38050  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in0            LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_1_LC_2_13_1/in3
Capture Clock    : r_LED_Count_1_LC_2_13_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                          LocalMux                       0              2921  37321  RISE       1
I__295/O                          LocalMux                     330              3251  37321  RISE       1
I__297/I                          InMux                          0              3251  37321  RISE       1
I__297/O                          InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770  37321  RISE       2
I__165/I                          InMux                          0              3770  38078  RISE       1
I__165/O                          InMux                        259              4029  38078  RISE       1
r_LED_Count_1_LC_2_13_1/in3       LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout      LogicCell40_SEQ_MODE_1011    540              2921  37503  RISE       6
I__481/I                                                Odrv12                         0              2921  37980  RISE       1
I__481/O                                                Odrv12                       491              3412  37980  RISE       1
I__487/I                                                LocalMux                       0              3412  38106  RISE       1
I__487/O                                                LocalMux                     330              3742  38106  RISE       1
I__492/I                                                InMux                          0              3742  38106  RISE       1
I__492/O                                                InMux                        259              4001  38106  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__684/I                                                                 Odrv12                         0              2921  36970  RISE       1
I__684/O                                                                 Odrv12                       491              3412  36970  RISE       1
I__689/I                                                                 LocalMux                       0              3412  36970  RISE       1
I__689/O                                                                 LocalMux                     330              3742  36970  RISE       1
I__702/I                                                                 InMux                          0              3742  38106  RISE       1
I__702/O                                                                 InMux                        259              4001  38106  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in3  LogicCell40_SEQ_MODE_1010      0              4001  38106  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__842/I                                                                   Odrv4                          0              2921  36283  RISE       1
I__842/O                                                                   Odrv4                        351              3272  36283  RISE       1
I__848/I                                                                   LocalMux                       0              3272  38120  RISE       1
I__848/O                                                                   LocalMux                     330              3602  38120  RISE       1
I__851/I                                                                   InMux                          0              3602  38120  RISE       1
I__851/O                                                                   InMux                        259              3861  38120  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in1             LogicCell40_SEQ_MODE_1010      0              3861  38120  RISE       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__550/I                                                          Odrv4                          0              2921  38050  RISE       1
I__550/O                                                          Odrv4                        351              3272  38050  RISE       1
I__553/I                                                          LocalMux                       0              3272  38050  RISE       1
I__553/O                                                          LocalMux                     330              3602  38050  RISE       1
I__563/I                                                          InMux                          0              3602  38120  RISE       1
I__563/O                                                          InMux                        259              3861  38120  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in1            LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in2
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38148  RISE       2
I__570/I                                                              Odrv4                          0              2921  38148  RISE       1
I__570/O                                                              Odrv4                        351              3272  38148  RISE       1
I__572/I                                                              LocalMux                       0              3272  38148  RISE       1
I__572/O                                                              LocalMux                     330              3602  38148  RISE       1
I__574/I                                                              InMux                          0              3602  38148  RISE       1
I__574/O                                                              InMux                        259              3861  38148  RISE       1
I__575/I                                                              CascadeMux                     0              3861  38148  RISE       1
I__575/O                                                              CascadeMux                     0              3861  38148  RISE       1
r_ADC_Word_6_LC_4_14_3/in2                                            LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in2
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38148  RISE       2
I__544/I                                                              Odrv4                          0              2921  38148  RISE       1
I__544/O                                                              Odrv4                        351              3272  38148  RISE       1
I__546/I                                                              LocalMux                       0              3272  38148  RISE       1
I__546/O                                                              LocalMux                     330              3602  38148  RISE       1
I__548/I                                                              InMux                          0              3602  38148  RISE       1
I__548/O                                                              InMux                        259              3861  38148  RISE       1
I__549/I                                                              CascadeMux                     0              3861  38148  RISE       1
I__549/O                                                              CascadeMux                     0              3861  38148  RISE       1
r_ADC_Word_11_LC_5_14_5/in2                                           LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in2
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38148  RISE       2
I__505/I                                                              Odrv4                          0              2921  38148  RISE       1
I__505/O                                                              Odrv4                        351              3272  38148  RISE       1
I__507/I                                                              LocalMux                       0              3272  38148  RISE       1
I__507/O                                                              LocalMux                     330              3602  38148  RISE       1
I__509/I                                                              InMux                          0              3602  38148  RISE       1
I__509/O                                                              InMux                        259              3861  38148  RISE       1
I__510/I                                                              CascadeMux                     0              3861  38148  RISE       1
I__510/O                                                              CascadeMux                     0              3861  38148  RISE       1
r_ADC_Word_12_LC_4_14_2/in2                                           LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37833  RISE       2
I__602/I                                                              Odrv4                          0              2921  37833  RISE       1
I__602/O                                                              Odrv4                        351              3272  37833  RISE       1
I__604/I                                                              LocalMux                       0              3272  38148  RISE       1
I__604/O                                                              LocalMux                     330              3602  38148  RISE       1
I__606/I                                                              InMux                          0              3602  38148  RISE       1
I__606/O                                                              InMux                        259              3861  38148  RISE       1
I__608/I                                                              CascadeMux                     0              3861  38148  RISE       1
I__608/O                                                              CascadeMux                     0              3861  38148  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in2    LogicCell40_SEQ_MODE_1010      0              3861  38148  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36690  RISE       6
I__666/I                                                                    LocalMux                       0              2921  38401  RISE       1
I__666/O                                                                    LocalMux                     330              3251  38401  RISE       1
I__672/I                                                                    InMux                          0              3251  38401  RISE       1
I__672/O                                                                    InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37496  RISE       3
I__472/I                                                  LocalMux                       0              2921  37496  RISE       1
I__472/O                                                  LocalMux                     330              3251  37496  RISE       1
I__475/I                                                  InMux                          0              3251  38401  RISE       1
I__475/O                                                  InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36157  RISE       5
I__341/I                                               LocalMux                       0              2921  36157  RISE       1
I__341/O                                               LocalMux                     330              3251  36157  RISE       1
I__345/I                                               InMux                          0              3251  38401  RISE       1
I__345/O                                               InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36914  RISE       5
I__350/I                                              LocalMux                       0              2921  37131  RISE       1
I__350/O                                              LocalMux                     330              3251  37131  RISE       1
I__355/I                                              InMux                          0              3251  38401  RISE       1
I__355/O                                              InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921  35974  RISE       2
I__168/I                                                           LocalMux                       0              2921  38401  RISE       1
I__168/O                                                           LocalMux                     330              3251  38401  RISE       1
I__170/I                                                           InMux                          0              3251  38401  RISE       1
I__170/O                                                           InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in0    LogicCell40_SEQ_MODE_1011      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                  LocalMux                       0              2921  36023  RISE       1
I__330/O                                                  LocalMux                     330              3251  36023  RISE       1
I__332/I                                                  InMux                          0              3251  38401  RISE       1
I__332/O                                                  InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36023  RISE       3
I__330/I                                                  LocalMux                       0              2921  36023  RISE       1
I__330/O                                                  LocalMux                     330              3251  36023  RISE       1
I__333/I                                                  InMux                          0              3251  38401  RISE       1
I__333/O                                                  InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1011    540              2921  37503  RISE       6
I__482/I                                            LocalMux                       0              2921  38401  RISE       1
I__482/O                                            LocalMux                     330              3251  38401  RISE       1
I__488/I                                            InMux                          0              3251  38401  RISE       1
I__488/O                                            InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in0    LogicCell40_SEQ_MODE_1011      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36248  RISE       3
I__514/I                                                                   LocalMux                       0              2921  36248  RISE       1
I__514/O                                                                   LocalMux                     330              3251  36248  RISE       1
I__517/I                                                                   InMux                          0              3251  38401  RISE       1
I__517/O                                                                   InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in0
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__551/I                                                          LocalMux                       0              2921  38401  RISE       1
I__551/O                                                          LocalMux                     330              3251  38401  RISE       1
I__554/I                                                          InMux                          0              3251  38401  RISE       1
I__554/O                                                          InMux                        259              3510  38401  RISE       1
r_ADC_Word_11_LC_5_14_5/in0                                       LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in0
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__552/I                                                          LocalMux                       0              2921  38401  RISE       1
I__552/O                                                          LocalMux                     330              3251  38401  RISE       1
I__556/I                                                          InMux                          0              3251  38401  RISE       1
I__556/O                                                          InMux                        259              3510  38401  RISE       1
r_ADC_Word_10_LC_4_14_5/in0                                       LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in0
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__552/I                                                          LocalMux                       0              2921  38401  RISE       1
I__552/O                                                          LocalMux                     330              3251  38401  RISE       1
I__559/I                                                          InMux                          0              3251  38401  RISE       1
I__559/O                                                          InMux                        259              3510  38401  RISE       1
r_ADC_Word_6_LC_4_14_3/in0                                        LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in0
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__552/I                                                          LocalMux                       0              2921  38401  RISE       1
I__552/O                                                          LocalMux                     330              3251  38401  RISE       1
I__560/I                                                          InMux                          0              3251  38401  RISE       1
I__560/O                                                          InMux                        259              3510  38401  RISE       1
r_ADC_Word_7_LC_4_14_7/in0                                        LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38148  RISE       2
I__571/I                                                              LocalMux                       0              2921  38401  RISE       1
I__571/O                                                              LocalMux                     330              3251  38401  RISE       1
I__573/I                                                              InMux                          0              3251  38401  RISE       1
I__573/O                                                              InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37847  RISE       2
I__584/I                                                              LocalMux                       0              2921  38401  RISE       1
I__584/O                                                              LocalMux                     330              3251  38401  RISE       1
I__586/I                                                              InMux                          0              3251  38401  RISE       1
I__586/O                                                              InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37847  RISE       2
I__596/I                                                              LocalMux                       0              2921  38401  RISE       1
I__596/O                                                              LocalMux                     330              3251  38401  RISE       1
I__598/I                                                              InMux                          0              3251  38401  RISE       1
I__598/O                                                              InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  37847  RISE       2
I__611/I                                                              LocalMux                       0              2921  38401  RISE       1
I__611/O                                                              LocalMux                     330              3251  38401  RISE       1
I__613/I                                                              InMux                          0              3251  38401  RISE       1
I__613/O                                                              InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in0    LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout      LogicCell40_SEQ_MODE_1010    540              2921  36094  RISE       6
I__623/I                                                                 LocalMux                       0              2921  38401  RISE       1
I__623/O                                                                 LocalMux                     330              3251  38401  RISE       1
I__629/I                                                                 InMux                          0              3251  38401  RISE       1
I__629/O                                                                 InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in0  LogicCell40_SEQ_MODE_1011      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36690  RISE       6
I__667/I                                                                    LocalMux                       0              2921  38401  RISE       1
I__667/O                                                                    LocalMux                     330              3251  38401  RISE       1
I__673/I                                                                    InMux                          0              3251  38401  RISE       1
I__673/O                                                                    InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in0     LogicCell40_SEQ_MODE_1010      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : r_Master_TX_DV_LC_2_9_4/in0
Capture Clock    : r_Master_TX_DV_LC_2_9_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36781  RISE      16
I__687/I                       LocalMux                       0              2921  38401  RISE       1
I__687/O                       LocalMux                     330              3251  38401  RISE       1
I__696/I                       InMux                          0              3251  38401  RISE       1
I__696/O                       InMux                        259              3510  38401  RISE       1
r_Master_TX_DV_LC_2_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36065  RISE       6
I__827/I                                                                  LocalMux                       0              2921  38401  RISE       1
I__827/O                                                                  LocalMux                     330              3251  38401  RISE       1
I__833/I                                                                  InMux                          0              3251  38401  RISE       1
I__833/O                                                                  InMux                        259              3510  38401  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in0   LogicCell40_SEQ_MODE_1011      0              3510  38401  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_11_LC_5_14_5/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in1
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_11_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__529/I                       LocalMux                       0              2921  38471  RISE       1
I__529/O                       LocalMux                     330              3251  38471  RISE       1
I__531/I                       InMux                          0              3251  38471  RISE       1
I__531/O                       InMux                        259              3510  38471  RISE       1
r_ADC_Word_11_LC_5_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36556  RISE       4
I__649/I                                                                   LocalMux                       0              2921  38471  RISE       1
I__649/O                                                                   LocalMux                     330              3251  38471  RISE       1
I__653/I                                                                   InMux                          0              3251  38471  RISE       1
I__653/O                                                                   InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_7_LC_4_14_7/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in1
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_7_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__495/I                      LocalMux                       0              2921  38471  RISE       1
I__495/O                      LocalMux                     330              3251  38471  RISE       1
I__497/I                      InMux                          0              3251  38471  RISE       1
I__497/O                      InMux                        259              3510  38471  RISE       1
r_ADC_Word_7_LC_4_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_10_LC_4_14_5/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in1
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_10_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__359/I                       LocalMux                       0              2921  38471  RISE       1
I__359/O                       LocalMux                     330              3251  38471  RISE       1
I__361/I                       InMux                          0              3251  38471  RISE       1
I__361/O                       InMux                        259              3510  38471  RISE       1
r_ADC_Word_10_LC_4_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_6_LC_4_14_3/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in1
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_6_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__370/I                      LocalMux                       0              2921  38471  RISE       1
I__370/O                      LocalMux                     330              3251  38471  RISE       1
I__372/I                      InMux                          0              3251  38471  RISE       1
I__372/O                      InMux                        259              3510  38471  RISE       1
r_ADC_Word_6_LC_4_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36690  RISE       3
I__449/I                                                                   LocalMux                       0              2921  38471  RISE       1
I__449/O                                                                   LocalMux                     330              3251  38471  RISE       1
I__452/I                                                                   InMux                          0              3251  38471  RISE       1
I__452/O                                                                   InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36556  RISE       2
I__461/I                                                                   LocalMux                       0              2921  38471  RISE       1
I__461/O                                                                   LocalMux                     330              3251  38471  RISE       1
I__463/I                                                                   InMux                          0              3251  38471  RISE       1
I__463/O                                                                   InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_7_LC_2_13_7/lcout
Path End         : r_LED_Count_7_LC_2_13_7/in1
Capture Clock    : r_LED_Count_7_LC_2_13_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_7_LC_2_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_7_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__427/I                       LocalMux                       0              2921  38471  RISE       1
I__427/O                       LocalMux                     330              3251  38471  RISE       1
I__429/I                       InMux                          0              3251  38471  RISE       1
I__429/O                       InMux                        259              3510  38471  RISE       1
r_LED_Count_7_LC_2_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_7_LC_2_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_6_LC_2_13_6/lcout
Path End         : r_LED_Count_6_LC_2_13_6/in1
Capture Clock    : r_LED_Count_6_LC_2_13_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_6_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38078  RISE       2
I__434/I                       LocalMux                       0              2921  38078  RISE       1
I__434/O                       LocalMux                     330              3251  38078  RISE       1
I__436/I                       InMux                          0              3251  38078  RISE       1
I__436/O                       InMux                        259              3510  38078  RISE       1
r_LED_Count_6_LC_2_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_5_LC_2_13_5/lcout
Path End         : r_LED_Count_5_LC_2_13_5/in1
Capture Clock    : r_LED_Count_5_LC_2_13_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       2
I__442/I                       LocalMux                       0              2921  37952  RISE       1
I__442/O                       LocalMux                     330              3251  37952  RISE       1
I__444/I                       InMux                          0              3251  37952  RISE       1
I__444/O                       InMux                        259              3510  37952  RISE       1
r_LED_Count_5_LC_2_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_4_LC_2_13_4/lcout
Path End         : r_LED_Count_4_LC_2_13_4/in1
Capture Clock    : r_LED_Count_4_LC_2_13_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_4_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       2
I__267/I                       LocalMux                       0              2921  37826  RISE       1
I__267/O                       LocalMux                     330              3251  37826  RISE       1
I__269/I                       InMux                          0              3251  37826  RISE       1
I__269/O                       InMux                        259              3510  37826  RISE       1
r_LED_Count_4_LC_2_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_3_LC_2_13_3/lcout
Path End         : r_LED_Count_3_LC_2_13_3/in1
Capture Clock    : r_LED_Count_3_LC_2_13_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_3_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37700  RISE       2
I__274/I                       LocalMux                       0              2921  37700  RISE       1
I__274/O                       LocalMux                     330              3251  37700  RISE       1
I__276/I                       InMux                          0              3251  37700  RISE       1
I__276/O                       InMux                        259              3510  37700  RISE       1
r_LED_Count_3_LC_2_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_2_LC_2_13_2/lcout
Path End         : r_LED_Count_2_LC_2_13_2/in1
Capture Clock    : r_LED_Count_2_LC_2_13_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_2_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37573  RISE       2
I__281/I                       LocalMux                       0              2921  37573  RISE       1
I__281/O                       LocalMux                     330              3251  37573  RISE       1
I__283/I                       InMux                          0              3251  37573  RISE       1
I__283/O                       InMux                        259              3510  37573  RISE       1
r_LED_Count_2_LC_2_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_1_LC_2_13_1/lcout
Path End         : r_LED_Count_1_LC_2_13_1/in1
Capture Clock    : r_LED_Count_1_LC_2_13_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_1_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37447  RISE       2
I__288/I                       LocalMux                       0              2921  37447  RISE       1
I__288/O                       LocalMux                     330              3251  37447  RISE       1
I__290/I                       InMux                          0              3251  37447  RISE       1
I__290/O                       InMux                        259              3510  37447  RISE       1
r_LED_Count_1_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36914  RISE       5
I__349/I                                              LocalMux                       0              2921  37566  RISE       1
I__349/O                                              LocalMux                     330              3251  37566  RISE       1
I__353/I                                              InMux                          0              3251  38471  RISE       1
I__353/O                                              InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in1   LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38148  RISE       2
I__506/I                                                              LocalMux                       0              2921  38471  RISE       1
I__506/O                                                              LocalMux                     330              3251  38471  RISE       1
I__508/I                                                              InMux                          0              3251  38471  RISE       1
I__508/O                                                              InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38148  RISE       2
I__545/I                                                              LocalMux                       0              2921  38471  RISE       1
I__545/O                                                              LocalMux                     330              3251  38471  RISE       1
I__547/I                                                              InMux                          0              3251  38471  RISE       1
I__547/O                                                              InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36690  RISE       6
I__665/I                                                                    LocalMux                       0              2921  38471  RISE       1
I__665/O                                                                    LocalMux                     330              3251  38471  RISE       1
I__670/I                                                                    InMux                          0              3251  38471  RISE       1
I__670/O                                                                    InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in1    LogicCell40_SEQ_MODE_1010      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36381  RISE       6
I__806/I                                                                   LocalMux                       0              2921  38471  RISE       1
I__806/O                                                                   LocalMux                     330              3251  38471  RISE       1
I__811/I                                                                   InMux                          0              3251  38471  RISE       1
I__811/O                                                                   InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in1    LogicCell40_SEQ_MODE_1011      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36283  RISE       6
I__843/I                                                                   LocalMux                       0              2921  38471  RISE       1
I__843/O                                                                   LocalMux                     330              3251  38471  RISE       1
I__849/I                                                                   InMux                          0              3251  38471  RISE       1
I__849/O                                                                   InMux                        259              3510  38471  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1011      0              3510  38471  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_0_LC_2_13_0/in1
Capture Clock    : r_LED_Count_0_LC_2_13_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       2
I__295/I                       LocalMux                       0              2921  37321  RISE       1
I__295/O                       LocalMux                     330              3251  37321  RISE       1
I__297/I                       InMux                          0              3251  37321  RISE       1
I__297/O                       InMux                        259              3510  37321  RISE       1
r_LED_Count_0_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in1
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__551/I                                                          LocalMux                       0              2921  38401  RISE       1
I__551/O                                                          LocalMux                     330              3251  38401  RISE       1
I__555/I                                                          InMux                          0              3251  38471  RISE       1
I__555/O                                                          InMux                        259              3510  38471  RISE       1
r_ADC_Word_8_LC_5_14_2/in1                                        LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in1
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__552/I                                                          LocalMux                       0              2921  38401  RISE       1
I__552/O                                                          LocalMux                     330              3251  38401  RISE       1
I__557/I                                                          InMux                          0              3251  38471  RISE       1
I__557/O                                                          InMux                        259              3510  38471  RISE       1
r_ADC_Word_12_LC_4_14_2/in1                                       LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in1
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__552/I                                                          LocalMux                       0              2921  38401  RISE       1
I__552/O                                                          LocalMux                     330              3251  38401  RISE       1
I__558/I                                                          InMux                          0              3251  38471  RISE       1
I__558/O                                                          InMux                        259              3510  38471  RISE       1
r_ADC_Word_5_LC_4_14_4/in1                                        LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in1
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38050  RISE      10
I__552/I                                                          LocalMux                       0              2921  38401  RISE       1
I__552/O                                                          LocalMux                     330              3251  38401  RISE       1
I__561/I                                                          InMux                          0              3251  38471  RISE       1
I__561/O                                                          InMux                        259              3510  38471  RISE       1
r_ADC_Word_9_LC_4_14_6/in1                                        LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in2
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  38499  RISE       1
I__782/I                                                                 LocalMux                       0              2921  38499  RISE       1
I__782/O                                                                 LocalMux                     330              3251  38499  RISE       1
I__783/I                                                                 InMux                          0              3251  38499  RISE       1
I__783/O                                                                 InMux                        259              3510  38499  RISE       1
I__784/I                                                                 CascadeMux                     0              3510  38499  RISE       1
I__784/O                                                                 CascadeMux                     0              3510  38499  RISE       1
r_ADC_Word_8_LC_5_14_2/in2                                               LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921  38499  RISE       2
I__772/I                                                           LocalMux                       0              2921  38499  RISE       1
I__772/O                                                           LocalMux                     330              3251  38499  RISE       1
I__774/I                                                           InMux                          0              3251  38499  RISE       1
I__774/O                                                           InMux                        259              3510  38499  RISE       1
I__776/I                                                           CascadeMux                     0              3510  38499  RISE       1
I__776/O                                                           CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in2    LogicCell40_SEQ_MODE_1011      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36374  RISE       3
I__199/I                                                           LocalMux                       0              2921  38499  RISE       1
I__199/O                                                           LocalMux                     330              3251  38499  RISE       1
I__202/I                                                           InMux                          0              3251  38499  RISE       1
I__202/O                                                           InMux                        259              3510  38499  RISE       1
I__203/I                                                           CascadeMux                     0              3510  38499  RISE       1
I__203/O                                                           CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in2    LogicCell40_SEQ_MODE_1010      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36830  RISE       3
I__188/I                                                           LocalMux                       0              2921  38499  RISE       1
I__188/O                                                           LocalMux                     330              3251  38499  RISE       1
I__191/I                                                           InMux                          0              3251  38499  RISE       1
I__191/O                                                           InMux                        259              3510  38499  RISE       1
I__193/I                                                           CascadeMux                     0              3510  38499  RISE       1
I__193/O                                                           CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1011      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36760  RISE       3
I__209/I                                                           LocalMux                       0              2921  38499  RISE       1
I__209/O                                                           LocalMux                     330              3251  38499  RISE       1
I__212/I                                                           InMux                          0              3251  38499  RISE       1
I__212/O                                                           InMux                        259              3510  38499  RISE       1
I__213/I                                                           CascadeMux                     0              3510  38499  RISE       1
I__213/O                                                           CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in2    LogicCell40_SEQ_MODE_1010      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36241  RISE       3
I__466/I                                                                   LocalMux                       0              2921  38499  RISE       1
I__466/O                                                                   LocalMux                     330              3251  38499  RISE       1
I__469/I                                                                   InMux                          0              3251  38499  RISE       1
I__469/O                                                                   InMux                        259              3510  38499  RISE       1
I__470/I                                                                   CascadeMux                     0              3510  38499  RISE       1
I__470/O                                                                   CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in2    LogicCell40_SEQ_MODE_1010      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37412  RISE       2
I__476/I                                                  LocalMux                       0              2921  37412  RISE       1
I__476/O                                                  LocalMux                     330              3251  37412  RISE       1
I__478/I                                                  InMux                          0              3251  38499  RISE       1
I__478/O                                                  InMux                        259              3510  38499  RISE       1
I__479/I                                                  CascadeMux                     0              3510  38499  RISE       1
I__479/O                                                  CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36276  RISE       4
I__655/I                                                                    LocalMux                       0              2921  37433  RISE       1
I__655/O                                                                    LocalMux                     330              3251  37433  RISE       1
I__658/I                                                                    InMux                          0              3251  38499  RISE       1
I__658/O                                                                    InMux                        259              3510  38499  RISE       1
I__661/I                                                                    CascadeMux                     0              3510  38499  RISE       1
I__661/O                                                                    CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in2    LogicCell40_SEQ_MODE_1010      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36381  RISE       6
I__806/I                                                                   LocalMux                       0              2921  38471  RISE       1
I__806/O                                                                   LocalMux                     330              3251  38471  RISE       1
I__812/I                                                                   InMux                          0              3251  38499  RISE       1
I__812/O                                                                   InMux                        259              3510  38499  RISE       1
I__813/I                                                                   CascadeMux                     0              3510  38499  RISE       1
I__813/O                                                                   CascadeMux                     0              3510  38499  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in2    LogicCell40_SEQ_MODE_1011      0              3510  38499  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_8_LC_5_14_2/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in3
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_8_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38597  RISE       2
I__564/I                      LocalMux                       0              2921  38597  RISE       1
I__564/O                      LocalMux                     330              3251  38597  RISE       1
I__566/I                      InMux                          0              3251  38597  RISE       1
I__566/O                      InMux                        259              3510  38597  RISE       1
r_ADC_Word_8_LC_5_14_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36605  RISE       5
I__640/I                                                                    LocalMux                       0              2921  38597  RISE       1
I__640/O                                                                    LocalMux                     330              3251  38597  RISE       1
I__645/I                                                                    InMux                          0              3251  38597  RISE       1
I__645/O                                                                    InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in3     LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_9_LC_4_14_6/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in3
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_9_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38597  RISE       2
I__500/I                      LocalMux                       0              2921  38597  RISE       1
I__500/O                      LocalMux                     330              3251  38597  RISE       1
I__502/I                      InMux                          0              3251  38597  RISE       1
I__502/O                      InMux                        259              3510  38597  RISE       1
r_ADC_Word_9_LC_4_14_6/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_5_LC_4_14_4/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in3
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_5_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38597  RISE       2
I__364/I                      LocalMux                       0              2921  38597  RISE       1
I__364/O                      LocalMux                     330              3251  38597  RISE       1
I__366/I                      InMux                          0              3251  38597  RISE       1
I__366/O                      InMux                        259              3510  38597  RISE       1
r_ADC_Word_5_LC_4_14_4/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_12_LC_4_14_2/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in3
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_12_LC_4_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38597  RISE       2
I__375/I                       LocalMux                       0              2921  38597  RISE       1
I__375/O                       LocalMux                     330              3251  38597  RISE       1
I__377/I                       InMux                          0              3251  38597  RISE       1
I__377/O                       InMux                        259              3510  38597  RISE       1
r_ADC_Word_12_LC_4_14_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36072  RISE       3
I__334/I                                                  LocalMux                       0              2921  36072  RISE       1
I__334/O                                                  LocalMux                     330              3251  36072  RISE       1
I__336/I                                                  InMux                          0              3251  38597  RISE       1
I__336/O                                                  InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in3    LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36605  RISE       3
I__456/I                                                                   LocalMux                       0              2921  38597  RISE       1
I__456/O                                                                   LocalMux                     330              3251  38597  RISE       1
I__459/I                                                                   InMux                          0              3251  38597  RISE       1
I__459/O                                                                   InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in3    LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36458  RISE       3
I__151/I                                                           LocalMux                       0              2921  38597  RISE       1
I__151/O                                                           LocalMux                     330              3251  38597  RISE       1
I__154/I                                                           InMux                          0              3251  38597  RISE       1
I__154/O                                                           InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in3    LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36809  RISE       3
I__141/I                                                           LocalMux                       0              2921  38597  RISE       1
I__141/O                                                           LocalMux                     330              3251  38597  RISE       1
I__144/I                                                           InMux                          0              3251  38597  RISE       1
I__144/O                                                           InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1011      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36669  RISE       3
I__156/I                                                           LocalMux                       0              2921  36893  RISE       1
I__156/O                                                           LocalMux                     330              3251  36893  RISE       1
I__159/I                                                           InMux                          0              3251  38597  RISE       1
I__159/O                                                           InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36072  RISE       3
I__334/I                                                  LocalMux                       0              2921  36072  RISE       1
I__334/O                                                  LocalMux                     330              3251  36072  RISE       1
I__337/I                                                  InMux                          0              3251  38597  RISE       1
I__337/O                                                  InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in3    LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37496  RISE       3
I__472/I                                                  LocalMux                       0              2921  37496  RISE       1
I__472/O                                                  LocalMux                     330              3251  37496  RISE       1
I__474/I                                                  InMux                          0              3251  38597  RISE       1
I__474/O                                                  InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout      LogicCell40_SEQ_MODE_1010    540              2921  36094  RISE       6
I__622/I                                                                 LocalMux                       0              2921  38597  RISE       1
I__622/O                                                                 LocalMux                     330              3251  38597  RISE       1
I__627/I                                                                 InMux                          0              3251  38597  RISE       1
I__627/O                                                                 InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in3  LogicCell40_SEQ_MODE_1011      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout      LogicCell40_SEQ_MODE_1010    540              2921  36094  RISE       6
I__623/I                                                                 LocalMux                       0              2921  38401  RISE       1
I__623/O                                                                 LocalMux                     330              3251  38401  RISE       1
I__628/I                                                                 InMux                          0              3251  38597  RISE       1
I__628/O                                                                 InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in3  LogicCell40_SEQ_MODE_1011      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36605  RISE       5
I__641/I                                                                    LocalMux                       0              2921  38597  RISE       1
I__641/O                                                                    LocalMux                     330              3251  38597  RISE       1
I__646/I                                                                    InMux                          0              3251  38597  RISE       1
I__646/O                                                                    InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in3    LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921  36690  RISE       6
I__666/I                                                                    LocalMux                       0              2921  38401  RISE       1
I__666/O                                                                    LocalMux                     330              3251  38401  RISE       1
I__671/I                                                                    InMux                          0              3251  38597  RISE       1
I__671/O                                                                    InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in3      LogicCell40_SEQ_MODE_1010      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921  38499  RISE       2
I__773/I                                                           LocalMux                       0              2921  38597  RISE       1
I__773/O                                                           LocalMux                     330              3251  38597  RISE       1
I__775/I                                                           InMux                          0              3251  38597  RISE       1
I__775/O                                                           InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/in3    LogicCell40_SEQ_MODE_1011      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__757/I                                                         ClkMux                         0              2073  RISE       1
I__757/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout  LogicCell40_SEQ_MODE_1011    540              2921  36276  RISE       5
I__815/I                                                                   LocalMux                       0              2921  38597  RISE       1
I__815/O                                                                   LocalMux                     330              3251  38597  RISE       1
I__820/I                                                                   InMux                          0              3251  38597  RISE       1
I__820/O                                                                   InMux                        259              3510  38597  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in3    LogicCell40_SEQ_MODE_1011      0              3510  38597  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__790/I                                                            InMux                          0              2341   +INF  FALL       1
I__790/O                                                            InMux                        217              2558   +INF  FALL       1
I__798/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__798/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  FALL       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  FALL       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       460               460   +INF  FALL       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__785/I                                                            Odrv4                          0               923   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1295   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1295   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1610   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1610   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              1982   +INF  FALL       1
I__788/I                                                            LocalMux                       0              1982   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2291   +INF  FALL       1
I__791/I                                                            InMux                          0              2291   +INF  FALL       1
I__791/O                                                            InMux                        217              2508   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in1  LogicCell40_SEQ_MODE_1010      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__728/I                                                        SRMux                          0              3701   +INF  FALL       1
I__728/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4009
---------------------------------------   ---- 
End-of-path arrival time (ps)             4009
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  FALL       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__129/I                                                        Odrv12                         0               923   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1463   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1463   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1912   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1912   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2283   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2487   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2487   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2795   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2795   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3013   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3013   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3574   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3574   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3574   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3574   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3651   +INF  FALL       1
I__728/I                                                        SRMux                          0              3651   +INF  FALL       1
I__728/O                                                        SRMux                        358              4009   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/sr  LogicCell40_SEQ_MODE_1011      0              4009   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/lcout
Path End         : o_SPI_Clk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__757/I                                                         ClkMux                         0              2073  RISE       1
I__757/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   +INF  RISE       1
I__769/I                                                           Odrv12                         0              2921   +INF  RISE       1
I__769/O                                                           Odrv12                       491              3412   +INF  RISE       1
I__770/I                                                           LocalMux                       0              3412   +INF  RISE       1
I__770/O                                                           LocalMux                     330              3742   +INF  RISE       1
I__771/I                                                           IoInMux                        0              3742   +INF  RISE       1
I__771/O                                                           IoInMux                      259              4001   +INF  RISE       1
o_SPI_Clk_obuf_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_SPI_Clk_obuf_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_SPI_Clk_obuf_iopad/DIN                                           IO_PAD                         0              6239   +INF  FALL       1
o_SPI_Clk_obuf_iopad/PACKAGEPIN:out                                IO_PAD                      2088              8327   +INF  FALL       1
o_SPI_Clk                                                          Light_Sensor_ALS               0              8327   +INF  FALL       1


++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_11_LC_5_14_5/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7082
-------------------------------------   ----- 
End-of-path arrival time (ps)           10003
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__530/I                                          LocalMux                       0              2921   +INF  RISE       1
I__530/O                                          LocalMux                     330              3251   +INF  RISE       1
I__532/I                                          InMux                          0              3251   +INF  RISE       1
I__532/O                                          InMux                        259              3510   +INF  RISE       1
I__533/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__533/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3868   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4065   +INF  RISE       1
I__424/I                                          InMux                          0              4065   +INF  RISE       1
I__424/O                                          InMux                        259              4324   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4324   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4612   +INF  FALL      14
I__381/I                                          Odrv12                         0              4612   +INF  FALL       1
I__381/O                                          Odrv12                       540              5152   +INF  FALL       1
I__387/I                                          LocalMux                       0              5152   +INF  FALL       1
I__387/O                                          LocalMux                     309              5460   +INF  FALL       1
I__398/I                                          IoInMux                        0              5460   +INF  FALL       1
I__398/O                                          IoInMux                      217              5678   +INF  FALL       1
o_Segment2_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5678   +INF  FALL       1
o_Segment2_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7915   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                       IO_PAD                         0              7915   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10003   +INF  FALL       1
o_Segment2_G                                      Light_Sensor_ALS               0             10003   +INF  FALL       1


++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_11_LC_5_14_5/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__530/I                                          LocalMux                       0              2921   +INF  FALL       1
I__530/O                                          LocalMux                     309              3230   +INF  FALL       1
I__532/I                                          InMux                          0              3230   +INF  FALL       1
I__532/O                                          InMux                        217              3447   +INF  FALL       1
I__533/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__533/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3686   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3861   +INF  FALL       1
I__424/I                                          InMux                          0              3861   +INF  FALL       1
I__424/O                                          InMux                        217              4079   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4079   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4366   +INF  FALL      14
I__381/I                                          Odrv12                         0              4366   +INF  FALL       1
I__381/O                                          Odrv12                       540              4906   +INF  FALL       1
I__388/I                                          LocalMux                       0              4906   +INF  FALL       1
I__388/O                                          LocalMux                     309              5215   +INF  FALL       1
I__399/I                                          IoInMux                        0              5215   +INF  FALL       1
I__399/O                                          IoInMux                      217              5432   +INF  FALL       1
o_Segment2_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5432   +INF  FALL       1
o_Segment2_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7669   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                       IO_PAD                         0              7669   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088              9757   +INF  FALL       1
o_Segment2_D                                      Light_Sensor_ALS               0              9757   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_8_LC_5_14_2/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_8_LC_5_14_2/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__565/I                                          Odrv4                          0              2921   +INF  RISE       1
I__565/O                                          Odrv4                        351              3272   +INF  RISE       1
I__567/I                                          LocalMux                       0              3272   +INF  RISE       1
I__567/O                                          LocalMux                     330              3602   +INF  RISE       1
I__568/I                                          InMux                          0              3602   +INF  RISE       1
I__568/O                                          InMux                        259              3861   +INF  RISE       1
I__569/I                                          CascadeMux                     0              3861   +INF  RISE       1
I__569/O                                          CascadeMux                     0              3861   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/in2        LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    231              4093   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              4093   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              4219   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4219   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4345   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4345   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4471   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4471   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4598   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4598   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4794   +INF  RISE       1
I__424/I                                          InMux                          0              4794   +INF  RISE       1
I__424/O                                          InMux                        259              5053   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5053   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5341   +INF  FALL      14
I__382/I                                          Odrv12                         0              5341   +INF  FALL       1
I__382/O                                          Odrv12                       540              5881   +INF  FALL       1
I__389/I                                          LocalMux                       0              5881   +INF  FALL       1
I__389/O                                          LocalMux                     309              6190   +INF  FALL       1
I__400/I                                          IoInMux                        0              6190   +INF  FALL       1
I__400/O                                          IoInMux                      217              6407   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6407   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8644   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                       IO_PAD                         0              8644   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10732   +INF  FALL       1
o_Segment1_G                                      Light_Sensor_ALS               0             10732   +INF  FALL       1


++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_8_LC_5_14_2/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10445
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_8_LC_5_14_2/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__565/I                                          Odrv4                          0              2921   +INF  FALL       1
I__565/O                                          Odrv4                        372              3293   +INF  FALL       1
I__567/I                                          LocalMux                       0              3293   +INF  FALL       1
I__567/O                                          LocalMux                     309              3602   +INF  FALL       1
I__568/I                                          InMux                          0              3602   +INF  FALL       1
I__568/O                                          InMux                        217              3819   +INF  FALL       1
I__569/I                                          CascadeMux                     0              3819   +INF  FALL       1
I__569/O                                          CascadeMux                     0              3819   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/in2        LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    133              3952   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3952   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              4058   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4058   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4163   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4163   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4268   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4268   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4373   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4373   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4548   +INF  FALL       1
I__424/I                                          InMux                          0              4548   +INF  FALL       1
I__424/O                                          InMux                        217              4766   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4766   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5053   +INF  FALL      14
I__382/I                                          Odrv12                         0              5053   +INF  FALL       1
I__382/O                                          Odrv12                       540              5593   +INF  FALL       1
I__390/I                                          LocalMux                       0              5593   +INF  FALL       1
I__390/O                                          LocalMux                     309              5902   +INF  FALL       1
I__401/I                                          IoInMux                        0              5902   +INF  FALL       1
I__401/O                                          IoInMux                      217              6120   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6120   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8357   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                       IO_PAD                         0              8357   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10445   +INF  FALL       1
o_Segment1_F                                      Light_Sensor_ALS               0             10445   +INF  FALL       1


++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_7_LC_4_14_7/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_7_LC_4_14_7/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__496/I                                          LocalMux                       0              2921   +INF  RISE       1
I__496/O                                          LocalMux                     330              3251   +INF  RISE       1
I__498/I                                          InMux                          0              3251   +INF  RISE       1
I__498/O                                          InMux                        259              3510   +INF  RISE       1
I__499/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__499/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3868   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              3994   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              3994   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4121   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4121   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4247   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4247   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4373   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4373   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4570   +INF  RISE       1
I__424/I                                          InMux                          0              4570   +INF  RISE       1
I__424/O                                          InMux                        259              4829   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4829   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5117   +INF  FALL      14
I__383/I                                          Odrv4                          0              5117   +INF  FALL       1
I__383/O                                          Odrv4                        372              5488   +INF  FALL       1
I__391/I                                          Span4Mux_s2_v                  0              5488   +INF  FALL       1
I__391/O                                          Span4Mux_s2_v                252              5741   +INF  FALL       1
I__402/I                                          LocalMux                       0              5741   +INF  FALL       1
I__402/O                                          LocalMux                     309              6049   +INF  FALL       1
I__411/I                                          IoInMux                        0              6049   +INF  FALL       1
I__411/O                                          IoInMux                      217              6267   +INF  FALL       1
o_Segment2_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6267   +INF  FALL       1
o_Segment2_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8504   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                       IO_PAD                         0              8504   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10592   +INF  FALL       1
o_Segment2_C                                      Light_Sensor_ALS               0             10592   +INF  FALL       1


++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_7_LC_4_14_7/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_7_LC_4_14_7/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__496/I                                          LocalMux                       0              2921   +INF  FALL       1
I__496/O                                          LocalMux                     309              3230   +INF  FALL       1
I__498/I                                          InMux                          0              3230   +INF  FALL       1
I__498/O                                          InMux                        217              3447   +INF  FALL       1
I__499/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__499/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3686   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              3791   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              3791   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              3896   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              3896   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4001   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4001   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4107   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4107   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4282   +INF  FALL       1
I__424/I                                          InMux                          0              4282   +INF  FALL       1
I__424/O                                          InMux                        217              4499   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4499   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4787   +INF  FALL      14
I__384/I                                          Odrv4                          0              4787   +INF  FALL       1
I__384/O                                          Odrv4                        372              5159   +INF  FALL       1
I__392/I                                          Span4Mux_s0_v                  0              5159   +INF  FALL       1
I__392/O                                          Span4Mux_s0_v                189              5348   +INF  FALL       1
I__403/I                                          LocalMux                       0              5348   +INF  FALL       1
I__403/O                                          LocalMux                     309              5657   +INF  FALL       1
I__412/I                                          IoInMux                        0              5657   +INF  FALL       1
I__412/O                                          IoInMux                      217              5874   +INF  FALL       1
o_Segment2_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5874   +INF  FALL       1
o_Segment2_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8111   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                       IO_PAD                         0              8111   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10199   +INF  FALL       1
o_Segment2_E                                      Light_Sensor_ALS               0             10199   +INF  FALL       1


++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_9_LC_4_14_6/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7874
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_9_LC_4_14_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__501/I                                          Odrv12                         0              2921   +INF  RISE       1
I__501/O                                          Odrv12                       491              3412   +INF  RISE       1
I__503/I                                          LocalMux                       0              3412   +INF  RISE       1
I__503/O                                          LocalMux                     330              3742   +INF  RISE       1
I__504/I                                          InMux                          0              3742   +INF  RISE       1
I__504/O                                          InMux                        259              4001   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/in1        LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    259              4261   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4261   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4387   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4387   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4513   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4513   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4640   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4640   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4836   +INF  RISE       1
I__424/I                                          InMux                          0              4836   +INF  RISE       1
I__424/O                                          InMux                        259              5096   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5096   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5383   +INF  FALL      14
I__384/I                                          Odrv4                          0              5383   +INF  FALL       1
I__384/O                                          Odrv4                        372              5755   +INF  FALL       1
I__392/I                                          Span4Mux_s0_v                  0              5755   +INF  FALL       1
I__392/O                                          Span4Mux_s0_v                189              5944   +INF  FALL       1
I__404/I                                          LocalMux                       0              5944   +INF  FALL       1
I__404/O                                          LocalMux                     309              6253   +INF  FALL       1
I__413/I                                          IoInMux                        0              6253   +INF  FALL       1
I__413/O                                          IoInMux                      217              6470   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6470   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8707   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                       IO_PAD                         0              8707   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10795   +INF  FALL       1
o_Segment1_C                                      Light_Sensor_ALS               0             10795   +INF  FALL       1


++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_9_LC_4_14_6/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_9_LC_4_14_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__501/I                                          Odrv12                         0              2921   +INF  FALL       1
I__501/O                                          Odrv12                       540              3461   +INF  FALL       1
I__503/I                                          LocalMux                       0              3461   +INF  FALL       1
I__503/O                                          LocalMux                     309              3770   +INF  FALL       1
I__504/I                                          InMux                          0              3770   +INF  FALL       1
I__504/O                                          InMux                        217              3987   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/in1        LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    245              4233   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4233   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4338   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4338   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4443   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4443   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4548   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4548   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4724   +INF  FALL       1
I__424/I                                          InMux                          0              4724   +INF  FALL       1
I__424/O                                          InMux                        217              4941   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4941   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5229   +INF  FALL      14
I__384/I                                          Odrv4                          0              5229   +INF  FALL       1
I__384/O                                          Odrv4                        372              5601   +INF  FALL       1
I__393/I                                          Span4Mux_s0_v                  0              5601   +INF  FALL       1
I__393/O                                          Span4Mux_s0_v                189              5790   +INF  FALL       1
I__405/I                                          IoSpan4Mux                     0              5790   +INF  FALL       1
I__405/O                                          IoSpan4Mux                   323              6112   +INF  FALL       1
I__414/I                                          LocalMux                       0              6112   +INF  FALL       1
I__414/O                                          LocalMux                     309              6421   +INF  FALL       1
I__421/I                                          IoInMux                        0              6421   +INF  FALL       1
I__421/O                                          IoInMux                      217              6638   +INF  FALL       1
o_Segment2_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6638   +INF  FALL       1
o_Segment2_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8876   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                       IO_PAD                         0              8876   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10964   +INF  FALL       1
o_Segment2_A                                      Light_Sensor_ALS               0             10964   +INF  FALL       1


++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_10_LC_4_14_5/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_10_LC_4_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__360/I                                          LocalMux                       0              2921   +INF  RISE       1
I__360/O                                          LocalMux                     330              3251   +INF  RISE       1
I__362/I                                          InMux                          0              3251   +INF  RISE       1
I__362/O                                          InMux                        259              3510   +INF  RISE       1
I__363/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__363/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3868   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              3994   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3994   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4191   +INF  RISE       1
I__424/I                                          InMux                          0              4191   +INF  RISE       1
I__424/O                                          InMux                        259              4450   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4450   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4738   +INF  FALL      14
I__385/I                                          Odrv4                          0              4738   +INF  FALL       1
I__385/O                                          Odrv4                        372              5110   +INF  FALL       1
I__394/I                                          Span4Mux_s3_h                  0              5110   +INF  FALL       1
I__394/O                                          Span4Mux_s3_h                231              5341   +INF  FALL       1
I__406/I                                          IoSpan4Mux                     0              5341   +INF  FALL       1
I__406/O                                          IoSpan4Mux                   323              5664   +INF  FALL       1
I__415/I                                          LocalMux                       0              5664   +INF  FALL       1
I__415/O                                          LocalMux                     309              5972   +INF  FALL       1
I__422/I                                          IoInMux                        0              5972   +INF  FALL       1
I__422/O                                          IoInMux                      217              6190   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6190   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8427   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                       IO_PAD                         0              8427   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10515   +INF  FALL       1
o_Segment1_B                                      Light_Sensor_ALS               0             10515   +INF  FALL       1


++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_10_LC_4_14_5/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_10_LC_4_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__360/I                                          LocalMux                       0              2921   +INF  FALL       1
I__360/O                                          LocalMux                     309              3230   +INF  FALL       1
I__362/I                                          InMux                          0              3230   +INF  FALL       1
I__362/O                                          InMux                        217              3447   +INF  FALL       1
I__363/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__363/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3686   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              3791   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3791   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3966   +INF  FALL       1
I__424/I                                          InMux                          0              3966   +INF  FALL       1
I__424/O                                          InMux                        217              4184   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4184   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4471   +INF  FALL      14
I__385/I                                          Odrv4                          0              4471   +INF  FALL       1
I__385/O                                          Odrv4                        372              4843   +INF  FALL       1
I__394/I                                          Span4Mux_s3_h                  0              4843   +INF  FALL       1
I__394/O                                          Span4Mux_s3_h                231              5074   +INF  FALL       1
I__406/I                                          IoSpan4Mux                     0              5074   +INF  FALL       1
I__406/O                                          IoSpan4Mux                   323              5397   +INF  FALL       1
I__416/I                                          LocalMux                       0              5397   +INF  FALL       1
I__416/O                                          LocalMux                     309              5706   +INF  FALL       1
I__423/I                                          IoInMux                        0              5706   +INF  FALL       1
I__423/O                                          IoInMux                      217              5923   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5923   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8160   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                       IO_PAD                         0              8160   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10248   +INF  FALL       1
o_Segment1_A                                      Light_Sensor_ALS               0             10248   +INF  FALL       1


++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_5_LC_4_14_4/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_5_LC_4_14_4/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__365/I                                          Odrv4                          0              2921   +INF  RISE       1
I__365/O                                          Odrv4                        351              3272   +INF  RISE       1
I__367/I                                          LocalMux                       0              3272   +INF  RISE       1
I__367/O                                          LocalMux                     330              3602   +INF  RISE       1
I__368/I                                          InMux                          0              3602   +INF  RISE       1
I__368/O                                          InMux                        259              3861   +INF  RISE       1
I__369/I                                          CascadeMux                     0              3861   +INF  RISE       1
I__369/O                                          CascadeMux                     0              3861   +INF  RISE       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/in2        LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/carryout   LogicCell40_SEQ_MODE_0000    231              4093   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              4093   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              4219   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              4219   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    126              4345   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              4345   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    126              4471   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              4471   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              4598   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4598   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4724   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4724   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4850   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4850   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4976   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4976   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5173   +INF  RISE       1
I__424/I                                          InMux                          0              5173   +INF  RISE       1
I__424/O                                          InMux                        259              5432   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5432   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5720   +INF  FALL      14
I__385/I                                          Odrv4                          0              5720   +INF  FALL       1
I__385/O                                          Odrv4                        372              6091   +INF  FALL       1
I__395/I                                          Span4Mux_s3_h                  0              6091   +INF  FALL       1
I__395/O                                          Span4Mux_s3_h                231              6323   +INF  FALL       1
I__407/I                                          LocalMux                       0              6323   +INF  FALL       1
I__407/O                                          LocalMux                     309              6631   +INF  FALL       1
I__417/I                                          IoInMux                        0              6631   +INF  FALL       1
I__417/O                                          IoInMux                      217              6849   +INF  FALL       1
o_Segment2_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6849   +INF  FALL       1
o_Segment2_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              9086   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                       IO_PAD                         0              9086   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             11174   +INF  FALL       1
o_Segment2_F                                      Light_Sensor_ALS               0             11174   +INF  FALL       1


++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_5_LC_4_14_4/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_5_LC_4_14_4/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__365/I                                          Odrv4                          0              2921   +INF  FALL       1
I__365/O                                          Odrv4                        372              3293   +INF  FALL       1
I__367/I                                          LocalMux                       0              3293   +INF  FALL       1
I__367/O                                          LocalMux                     309              3602   +INF  FALL       1
I__368/I                                          InMux                          0              3602   +INF  FALL       1
I__368/O                                          InMux                        217              3819   +INF  FALL       1
I__369/I                                          CascadeMux                     0              3819   +INF  FALL       1
I__369/O                                          CascadeMux                     0              3819   +INF  FALL       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/in2        LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/carryout   LogicCell40_SEQ_MODE_0000    133              3952   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              3952   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    105              4058   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              4058   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    105              4163   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              4163   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    105              4268   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              4268   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              4373   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4373   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4478   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4478   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4584   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4584   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4689   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4689   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4864   +INF  FALL       1
I__424/I                                          InMux                          0              4864   +INF  FALL       1
I__424/O                                          InMux                        217              5082   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5082   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5369   +INF  FALL      14
I__386/I                                          Odrv4                          0              5369   +INF  FALL       1
I__386/O                                          Odrv4                        372              5741   +INF  FALL       1
I__396/I                                          Span4Mux_s2_v                  0              5741   +INF  FALL       1
I__396/O                                          Span4Mux_s2_v                252              5993   +INF  FALL       1
I__408/I                                          LocalMux                       0              5993   +INF  FALL       1
I__408/O                                          LocalMux                     309              6302   +INF  FALL       1
I__418/I                                          IoInMux                        0              6302   +INF  FALL       1
I__418/O                                          IoInMux                      217              6519   +INF  FALL       1
o_Segment2_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6519   +INF  FALL       1
o_Segment2_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8757   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                       IO_PAD                         0              8757   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10845   +INF  FALL       1
o_Segment2_B                                      Light_Sensor_ALS               0             10845   +INF  FALL       1


++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_6_LC_4_14_3/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7797
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_6_LC_4_14_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__371/I                                          LocalMux                       0              2921   +INF  RISE       1
I__371/O                                          LocalMux                     330              3251   +INF  RISE       1
I__373/I                                          InMux                          0              3251   +INF  RISE       1
I__373/O                                          InMux                        259              3510   +INF  RISE       1
I__374/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__374/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3868   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    126              3994   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3994   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              4121   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4121   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4247   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4247   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4373   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4373   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4499   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4499   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4696   +INF  RISE       1
I__424/I                                          InMux                          0              4696   +INF  RISE       1
I__424/O                                          InMux                        259              4955   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4955   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5243   +INF  FALL      14
I__386/I                                          Odrv4                          0              5243   +INF  FALL       1
I__386/O                                          Odrv4                        372              5615   +INF  FALL       1
I__397/I                                          Span4Mux_s2_v                  0              5615   +INF  FALL       1
I__397/O                                          Span4Mux_s2_v                252              5867   +INF  FALL       1
I__409/I                                          LocalMux                       0              5867   +INF  FALL       1
I__409/O                                          LocalMux                     309              6176   +INF  FALL       1
I__419/I                                          IoInMux                        0              6176   +INF  FALL       1
I__419/O                                          IoInMux                      217              6393   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6393   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8630   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                       IO_PAD                         0              8630   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10718   +INF  FALL       1
o_Segment1_D                                      Light_Sensor_ALS               0             10718   +INF  FALL       1


++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_6_LC_4_14_3/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_6_LC_4_14_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__371/I                                          LocalMux                       0              2921   +INF  FALL       1
I__371/O                                          LocalMux                     309              3230   +INF  FALL       1
I__373/I                                          InMux                          0              3230   +INF  FALL       1
I__373/O                                          InMux                        217              3447   +INF  FALL       1
I__374/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__374/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3686   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    105              3791   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3791   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              3896   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              3896   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4001   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4001   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4107   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4107   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4212   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4212   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4387   +INF  FALL       1
I__424/I                                          InMux                          0              4387   +INF  FALL       1
I__424/O                                          InMux                        217              4605   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4605   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4892   +INF  FALL      14
I__386/I                                          Odrv4                          0              4892   +INF  FALL       1
I__386/O                                          Odrv4                        372              5264   +INF  FALL       1
I__397/I                                          Span4Mux_s2_v                  0              5264   +INF  FALL       1
I__397/O                                          Span4Mux_s2_v                252              5516   +INF  FALL       1
I__410/I                                          LocalMux                       0              5516   +INF  FALL       1
I__410/O                                          LocalMux                     309              5825   +INF  FALL       1
I__420/I                                          IoInMux                        0              5825   +INF  FALL       1
I__420/O                                          IoInMux                      217              6042   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6042   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8280   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                       IO_PAD                         0              8280   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10368   +INF  FALL       1
o_Segment1_E                                      Light_Sensor_ALS               0             10368   +INF  FALL       1


++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : o_SPI_CS_n
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1011    540              2921   +INF  RISE       6
I__483/I                                            Odrv12                         0              2921   +INF  RISE       1
I__483/O                                            Odrv12                       491              3412   +INF  RISE       1
I__489/I                                            Span12Mux_s2_h                 0              3412   +INF  RISE       1
I__489/O                                            Span12Mux_s2_h               161              3574   +INF  RISE       1
I__493/I                                            LocalMux                       0              3574   +INF  RISE       1
I__493/O                                            LocalMux                     330              3903   +INF  RISE       1
I__494/I                                            IoInMux                        0              3903   +INF  RISE       1
I__494/O                                            IoInMux                      259              4163   +INF  RISE       1
o_SPI_CS_n_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001         0              4163   +INF  RISE       1
o_SPI_CS_n_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001      2237              6400   +INF  FALL       1
o_SPI_CS_n_obuf_iopad/DIN                           IO_PAD                         0              6400   +INF  FALL       1
o_SPI_CS_n_obuf_iopad/PACKAGEPIN:out                IO_PAD                      2088              8488   +INF  FALL       1
o_SPI_CS_n                                          Light_Sensor_ALS               0              8488   +INF  FALL       1


++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__729/I                                                                SRMux                          0              3701   +INF  FALL       1
I__729/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__730/I                                                        SRMux                          0              3701   +INF  FALL       1
I__730/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__731/I                                                        SRMux                          0              3701   +INF  FALL       1
I__731/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__731/I                                                        SRMux                          0              3701   +INF  FALL       1
I__731/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__731/I                                                        SRMux                          0              3701   +INF  FALL       1
I__731/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__732/I                                                        SRMux                          0              3701   +INF  FALL       1
I__732/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                           GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                           SRMux                          0              3701   +INF  FALL       1
I__733/O                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                                                SRMux                          0              3701   +INF  FALL       1
I__733/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                                                SRMux                          0              3701   +INF  FALL       1
I__733/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                                                SRMux                          0              3701   +INF  FALL       1
I__733/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__734/I                                                        SRMux                          0              3701   +INF  FALL       1
I__734/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                               Odrv12                         0               973   +INF  FALL       1
I__129/O                                               Odrv12                       540              1513   +INF  FALL       1
I__130/I                                               Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                               Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                               Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                               Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                               Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                               Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                               LocalMux                       0              2537   +INF  FALL       1
I__133/O                                               LocalMux                     309              2845   +INF  FALL       1
I__134/I                                               IoInMux                        0              2845   +INF  FALL       1
I__134/O                                               IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                               GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                               GlobalMux                     77              3701   +INF  FALL       1
I__735/I                                               SRMux                          0              3701   +INF  FALL       1
I__735/O                                               SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                            Odrv12                         0               973   +INF  FALL       1
I__129/O                                            Odrv12                       540              1513   +INF  FALL       1
I__130/I                                            Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                            Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                            Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                            Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                            LocalMux                       0              2537   +INF  FALL       1
I__133/O                                            LocalMux                     309              2845   +INF  FALL       1
I__134/I                                            IoInMux                        0              2845   +INF  FALL       1
I__134/O                                            IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT         ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                            gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                            gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                            GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                            GlobalMux                     77              3701   +INF  FALL       1
I__735/I                                            SRMux                          0              3701   +INF  FALL       1
I__735/O                                            SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                               Odrv12                         0               973   +INF  FALL       1
I__129/O                                               Odrv12                       540              1513   +INF  FALL       1
I__130/I                                               Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                               Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                               Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                               Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                               Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                               Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                               LocalMux                       0              2537   +INF  FALL       1
I__133/O                                               LocalMux                     309              2845   +INF  FALL       1
I__134/I                                               IoInMux                        0              2845   +INF  FALL       1
I__134/O                                               IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                               GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                               GlobalMux                     77              3701   +INF  FALL       1
I__735/I                                               SRMux                          0              3701   +INF  FALL       1
I__735/O                                               SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__736/I                                                                SRMux                          0              3701   +INF  FALL       1
I__736/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__736/I                                                                SRMux                          0              3701   +INF  FALL       1
I__736/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__737/I                                                        SRMux                          0              3701   +INF  FALL       1
I__737/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__757/I                                                         ClkMux                         0              2073  RISE       1
I__757/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                           GlobalMux                     77              3701   +INF  FALL       1
I__738/I                                           SRMux                          0              3701   +INF  FALL       1
I__738/O                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/sr    LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                               Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                 Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                 Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                 Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                 Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                 LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                 LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                 IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                 IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                              ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                 GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                 GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                                 SRMux                          0              3701   +INF  FALL       1
I__739/O                                                                 SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                                SRMux                          0              3701   +INF  FALL       1
I__739/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                        Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                         IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                  IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                          Odrv12                         0               973   +INF  FALL       1
I__129/O                                                          Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                          Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                          Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                          Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                          Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                          Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                          Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                          LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                          LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                          IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                          IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                 ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                       ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                          gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                          gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                          GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                          GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                          SRMux                          0              3701   +INF  FALL       1
I__739/O                                                          SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                              IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                       IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                               Odrv12                         0               973   +INF  FALL       1
I__129/O                                                               Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                               Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                               Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                               Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                               Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                               Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                               Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                               LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                               LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                               IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                               IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                      ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                            ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                               GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                               GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                               SRMux                          0              3701   +INF  FALL       1
I__739/O                                                               SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                               Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                 Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                 Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                 Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                 Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                 LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                 LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                 IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                 IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                              ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                 GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                 GlobalMux                     77              3701   +INF  FALL       1
I__740/I                                                                 SRMux                          0              3701   +INF  FALL       1
I__740/O                                                                 SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                               Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                 Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                 Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                 Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                 Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                 LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                 LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                 IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                 IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                              ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                 GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                 GlobalMux                     77              3701   +INF  FALL       1
I__740/I                                                                 SRMux                          0              3701   +INF  FALL       1
I__740/O                                                                 SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__742/I                                                                SRMux                          0              3701   +INF  FALL       1
I__742/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__742/I                                                                SRMux                          0              3701   +INF  FALL       1
I__742/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                     Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                       Odrv12                         0               973   +INF  FALL       1
I__129/O                                                       Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                       Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                       Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                       Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                       Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                       Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                       Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                       LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                       LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                       IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                       IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                       gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                       gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                       GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                       GlobalMux                     77              3701   +INF  FALL       1
I__743/I                                                       SRMux                          0              3701   +INF  FALL       1
I__743/O                                                       SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -160
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                            Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                              Odrv12                         0               973   +INF  FALL       1
I__129/O                                                              Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                              Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                              Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                              Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                              Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                              Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                              Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                              LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                              LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                              IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                              IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                           ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                              gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                              gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                              GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                              GlobalMux                     77              3701   +INF  FALL       1
I__744/I                                                              SRMux                          0              3701   +INF  FALL       1
I__744/O                                                              SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                             IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                               Odrv4                          0               973   +INF  FALL       1
I__785/O                                                               Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                               Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                               Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                               Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                               Span4Mux_v                   372              2032   +INF  FALL       1
I__789/I                                                               LocalMux                       0              2032   +INF  FALL       1
I__789/O                                                               LocalMux                     309              2341   +INF  FALL       1
I__797/I                                                               InMux                          0              2341   +INF  FALL       1
I__797/O                                                               InMux                        217              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/in0  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__792/I                                                            InMux                          0              2341   +INF  FALL       1
I__792/O                                                            InMux                        217              2558   +INF  FALL       1
I__799/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__799/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__793/I                                                            InMux                          0              2341   +INF  FALL       1
I__793/O                                                            InMux                        217              2558   +INF  FALL       1
I__800/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__800/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__794/I                                                            InMux                          0              2341   +INF  FALL       1
I__794/O                                                            InMux                        217              2558   +INF  FALL       1
I__801/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__801/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__795/I                                                            InMux                          0              2341   +INF  FALL       1
I__795/O                                                            InMux                        217              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in1  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__796/I                                                            InMux                          0              2341   +INF  FALL       1
I__796/O                                                            InMux                        217              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in1  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in2
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       1
I__782/I                                                                 LocalMux                       0              2921   1066  FALL       1
I__782/O                                                                 LocalMux                     309              3230   1066  FALL       1
I__783/I                                                                 InMux                          0              3230   1066  FALL       1
I__783/O                                                                 InMux                        217              3447   1066  FALL       1
I__784/I                                                                 CascadeMux                     0              3447   1066  FALL       1
I__784/O                                                                 CascadeMux                     0              3447   1066  FALL       1
r_ADC_Word_8_LC_5_14_2/in2                                               LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__806/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__806/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__811/I                                                                   InMux                          0              3230   1066  FALL       1
I__811/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       5
I__815/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__815/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__820/I                                                                   InMux                          0              3230   1066  FALL       1
I__820/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in3    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__665/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__665/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__670/I                                                                    InMux                          0              3230   1066  FALL       1
I__670/O                                                                    InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       4
I__655/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__655/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__658/I                                                                    InMux                          0              3230   1066  FALL       1
I__658/O                                                                    InMux                        217              3447   1066  FALL       1
I__661/I                                                                    CascadeMux                     0              3447   1066  FALL       1
I__661/O                                                                    CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       2
I__772/I                                                           LocalMux                       0              2921   1066  FALL       1
I__772/O                                                           LocalMux                     309              3230   1066  FALL       1
I__774/I                                                           InMux                          0              3230   1066  FALL       1
I__774/O                                                           InMux                        217              3447   1066  FALL       1
I__776/I                                                           CascadeMux                     0              3447   1066  FALL       1
I__776/O                                                           CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in2    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_11_LC_5_14_5/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in1
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_11_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__529/I                       LocalMux                       0              2921   1066  FALL       1
I__529/O                       LocalMux                     309              3230   1066  FALL       1
I__531/I                       InMux                          0              3230   1066  FALL       1
I__531/O                       InMux                        217              3447   1066  FALL       1
r_ADC_Word_11_LC_5_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_8_LC_5_14_2/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in3
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_8_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__564/I                      LocalMux                       0              2921   1066  FALL       1
I__564/O                      LocalMux                     309              3230   1066  FALL       1
I__566/I                      InMux                          0              3230   1066  FALL       1
I__566/O                      InMux                        217              3447   1066  FALL       1
r_ADC_Word_8_LC_5_14_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in0
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__551/I                                                          LocalMux                       0              2921   1066  FALL       1
I__551/O                                                          LocalMux                     309              3230   1066  FALL       1
I__554/I                                                          InMux                          0              3230   1066  FALL       1
I__554/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_11_LC_5_14_5/in0                                       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__571/I                                                              LocalMux                       0              2921   1066  FALL       1
I__571/O                                                              LocalMux                     309              3230   1066  FALL       1
I__573/I                                                              InMux                          0              3230   1066  FALL       1
I__573/O                                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__584/I                                                              LocalMux                       0              2921   1066  FALL       1
I__584/O                                                              LocalMux                     309              3230   1066  FALL       1
I__586/I                                                              InMux                          0              3230   1066  FALL       1
I__586/O                                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__596/I                                                              LocalMux                       0              2921   1066  FALL       1
I__596/O                                                              LocalMux                     309              3230   1066  FALL       1
I__598/I                                                              InMux                          0              3230   1066  FALL       1
I__598/O                                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__545/I                                                              LocalMux                       0              2921   1066  FALL       1
I__545/O                                                              LocalMux                     309              3230   1066  FALL       1
I__547/I                                                              InMux                          0              3230   1066  FALL       1
I__547/O                                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__611/I                                                              LocalMux                       0              2921   1066  FALL       1
I__611/O                                                              LocalMux                     309              3230   1066  FALL       1
I__613/I                                                              InMux                          0              3230   1066  FALL       1
I__613/O                                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__506/I                                                              LocalMux                       0              2921   1066  FALL       1
I__506/O                                                              LocalMux                     309              3230   1066  FALL       1
I__508/I                                                              InMux                          0              3230   1066  FALL       1
I__508/O                                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__640/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__640/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__645/I                                                                    InMux                          0              3230   1066  FALL       1
I__645/O                                                                    InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in3     LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__843/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__843/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__849/I                                                                   InMux                          0              3230   1066  FALL       1
I__849/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__622/I                                                                 LocalMux                       0              2921   1066  FALL       1
I__622/O                                                                 LocalMux                     309              3230   1066  FALL       1
I__627/I                                                                 InMux                          0              3230   1066  FALL       1
I__627/O                                                                 InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in3  LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__827/I                                                                  LocalMux                       0              2921   1066  FALL       1
I__827/O                                                                  LocalMux                     309              3230   1066  FALL       1
I__833/I                                                                  InMux                          0              3230   1066  FALL       1
I__833/O                                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/in0   LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__514/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__514/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__517/I                                                                   InMux                          0              3230   1066  FALL       1
I__517/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       4
I__649/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__649/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__653/I                                                                   InMux                          0              3230   1066  FALL       1
I__653/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                  LocalMux                       0              2921   1066  FALL       1
I__472/O                                                  LocalMux                     309              3230   1066  FALL       1
I__474/I                                                  InMux                          0              3230   1066  FALL       1
I__474/O                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__476/I                                                  LocalMux                       0              2921   1066  FALL       1
I__476/O                                                  LocalMux                     309              3230   1066  FALL       1
I__478/I                                                  InMux                          0              3230   1066  FALL       1
I__478/O                                                  InMux                        217              3447   1066  FALL       1
I__479/I                                                  CascadeMux                     0              3447   1066  FALL       1
I__479/O                                                  CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_7_LC_4_14_7/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in1
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_7_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__495/I                      LocalMux                       0              2921   1066  FALL       1
I__495/O                      LocalMux                     309              3230   1066  FALL       1
I__497/I                      InMux                          0              3230   1066  FALL       1
I__497/O                      InMux                        217              3447   1066  FALL       1
r_ADC_Word_7_LC_4_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_9_LC_4_14_6/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in3
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_9_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__500/I                      LocalMux                       0              2921   1066  FALL       1
I__500/O                      LocalMux                     309              3230   1066  FALL       1
I__502/I                      InMux                          0              3230   1066  FALL       1
I__502/O                      InMux                        217              3447   1066  FALL       1
r_ADC_Word_9_LC_4_14_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_10_LC_4_14_5/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in1
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_10_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__359/I                       LocalMux                       0              2921   1066  FALL       1
I__359/O                       LocalMux                     309              3230   1066  FALL       1
I__361/I                       InMux                          0              3230   1066  FALL       1
I__361/O                       InMux                        217              3447   1066  FALL       1
r_ADC_Word_10_LC_4_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_5_LC_4_14_4/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in3
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_5_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__364/I                      LocalMux                       0              2921   1066  FALL       1
I__364/O                      LocalMux                     309              3230   1066  FALL       1
I__366/I                      InMux                          0              3230   1066  FALL       1
I__366/O                      InMux                        217              3447   1066  FALL       1
r_ADC_Word_5_LC_4_14_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_6_LC_4_14_3/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in1
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_6_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__370/I                      LocalMux                       0              2921   1066  FALL       1
I__370/O                      LocalMux                     309              3230   1066  FALL       1
I__372/I                      InMux                          0              3230   1066  FALL       1
I__372/O                      InMux                        217              3447   1066  FALL       1
r_ADC_Word_6_LC_4_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_12_LC_4_14_2/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in3
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_12_LC_4_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__375/I                       LocalMux                       0              2921   1066  FALL       1
I__375/O                       LocalMux                     309              3230   1066  FALL       1
I__377/I                       InMux                          0              3230   1066  FALL       1
I__377/O                       InMux                        217              3447   1066  FALL       1
r_ADC_Word_12_LC_4_14_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__482/I                                            LocalMux                       0              2921   1066  FALL       1
I__482/O                                            LocalMux                     309              3230   1066  FALL       1
I__488/I                                            InMux                          0              3230   1066  FALL       1
I__488/O                                            InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in0    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__330/I                                                  LocalMux                       0              2921   1066  FALL       1
I__330/O                                                  LocalMux                     309              3230   1066  FALL       1
I__332/I                                                  InMux                          0              3230   1066  FALL       1
I__332/O                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                               LocalMux                       0              2921   1066  FALL       1
I__341/O                                               LocalMux                     309              3230   1066  FALL       1
I__345/I                                               InMux                          0              3230   1066  FALL       1
I__345/O                                               InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__334/I                                                  LocalMux                       0              2921   1066  FALL       1
I__334/O                                                  LocalMux                     309              3230   1066  FALL       1
I__336/I                                                  InMux                          0              3230   1066  FALL       1
I__336/O                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__349/I                                              LocalMux                       0              2921   1066  FALL       1
I__349/O                                              LocalMux                     309              3230   1066  FALL       1
I__353/I                                              InMux                          0              3230   1066  FALL       1
I__353/O                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in1   LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__466/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__466/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__469/I                                                                   InMux                          0              3230   1066  FALL       1
I__469/O                                                                   InMux                        217              3447   1066  FALL       1
I__470/I                                                                   CascadeMux                     0              3447   1066  FALL       1
I__470/O                                                                   CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__456/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__456/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__459/I                                                                   InMux                          0              3230   1066  FALL       1
I__459/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__449/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__449/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__452/I                                                                   InMux                          0              3230   1066  FALL       1
I__452/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__461/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__461/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__463/I                                                                   InMux                          0              3230   1066  FALL       1
I__463/O                                                                   InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in1    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_7_LC_2_13_7/lcout
Path End         : r_LED_Count_7_LC_2_13_7/in1
Capture Clock    : r_LED_Count_7_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_7_LC_2_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_7_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__427/I                       LocalMux                       0              2921   1066  FALL       1
I__427/O                       LocalMux                     309              3230   1066  FALL       1
I__429/I                       InMux                          0              3230   1066  FALL       1
I__429/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_7_LC_2_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_7_LC_2_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_6_LC_2_13_6/lcout
Path End         : r_LED_Count_6_LC_2_13_6/in1
Capture Clock    : r_LED_Count_6_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_6_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__434/I                       LocalMux                       0              2921   1066  FALL       1
I__434/O                       LocalMux                     309              3230   1066  FALL       1
I__436/I                       InMux                          0              3230   1066  FALL       1
I__436/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_6_LC_2_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_5_LC_2_13_5/lcout
Path End         : r_LED_Count_5_LC_2_13_5/in1
Capture Clock    : r_LED_Count_5_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_5_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__442/I                       LocalMux                       0              2921   1066  FALL       1
I__442/O                       LocalMux                     309              3230   1066  FALL       1
I__444/I                       InMux                          0              3230   1066  FALL       1
I__444/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_5_LC_2_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_4_LC_2_13_4/lcout
Path End         : r_LED_Count_4_LC_2_13_4/in1
Capture Clock    : r_LED_Count_4_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_4_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__267/I                       LocalMux                       0              2921   1066  FALL       1
I__267/O                       LocalMux                     309              3230   1066  FALL       1
I__269/I                       InMux                          0              3230   1066  FALL       1
I__269/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_4_LC_2_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_3_LC_2_13_3/lcout
Path End         : r_LED_Count_3_LC_2_13_3/in1
Capture Clock    : r_LED_Count_3_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_3_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__274/I                       LocalMux                       0              2921   1066  FALL       1
I__274/O                       LocalMux                     309              3230   1066  FALL       1
I__276/I                       InMux                          0              3230   1066  FALL       1
I__276/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_3_LC_2_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_2_LC_2_13_2/lcout
Path End         : r_LED_Count_2_LC_2_13_2/in1
Capture Clock    : r_LED_Count_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_2_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__281/I                       LocalMux                       0              2921   1066  FALL       1
I__281/O                       LocalMux                     309              3230   1066  FALL       1
I__283/I                       InMux                          0              3230   1066  FALL       1
I__283/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_2_LC_2_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_1_LC_2_13_1/lcout
Path End         : r_LED_Count_1_LC_2_13_1/in1
Capture Clock    : r_LED_Count_1_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_1_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__288/I                       LocalMux                       0              2921   1066  FALL       1
I__288/O                       LocalMux                     309              3230   1066  FALL       1
I__290/I                       InMux                          0              3230   1066  FALL       1
I__290/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_1_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_0_LC_2_13_0/in1
Capture Clock    : r_LED_Count_0_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__295/I                       LocalMux                       0              2921   1066  FALL       1
I__295/O                       LocalMux                     309              3230   1066  FALL       1
I__297/I                       InMux                          0              3230   1066  FALL       1
I__297/O                       InMux                        217              3447   1066  FALL       1
r_LED_Count_0_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       2
I__168/I                                                           LocalMux                       0              2921   1066  FALL       1
I__168/O                                                           LocalMux                     309              3230   1066  FALL       1
I__170/I                                                           InMux                          0              3230   1066  FALL       1
I__170/O                                                           InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in0    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__199/I                                                           LocalMux                       0              2921   1066  FALL       1
I__199/O                                                           LocalMux                     309              3230   1066  FALL       1
I__202/I                                                           InMux                          0              3230   1066  FALL       1
I__202/O                                                           InMux                        217              3447   1066  FALL       1
I__203/I                                                           CascadeMux                     0              3447   1066  FALL       1
I__203/O                                                           CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__151/I                                                           LocalMux                       0              2921   1066  FALL       1
I__151/O                                                           LocalMux                     309              3230   1066  FALL       1
I__154/I                                                           InMux                          0              3230   1066  FALL       1
I__154/O                                                           InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                           LocalMux                       0              2921   1066  FALL       1
I__156/O                                                           LocalMux                     309              3230   1066  FALL       1
I__159/I                                                           InMux                          0              3230   1066  FALL       1
I__159/O                                                           InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : r_Master_TX_DV_LC_2_9_4/in0
Capture Clock    : r_Master_TX_DV_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__687/I                       LocalMux                       0              2921   1066  FALL       1
I__687/O                       LocalMux                     309              3230   1066  FALL       1
I__696/I                       InMux                          0              3230   1066  FALL       1
I__696/O                       InMux                        217              3447   1066  FALL       1
r_Master_TX_DV_LC_2_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__209/I                                                           LocalMux                       0              2921   1066  FALL       1
I__209/O                                                           LocalMux                     309              3230   1066  FALL       1
I__212/I                                                           InMux                          0              3230   1066  FALL       1
I__212/O                                                           InMux                        217              3447   1066  FALL       1
I__213/I                                                           CascadeMux                     0              3447   1066  FALL       1
I__213/O                                                           CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in2    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__188/I                                                           LocalMux                       0              2921   1066  FALL       1
I__188/O                                                           LocalMux                     309              3230   1066  FALL       1
I__191/I                                                           InMux                          0              3230   1066  FALL       1
I__191/O                                                           InMux                        217              3447   1066  FALL       1
I__193/I                                                           CascadeMux                     0              3447   1066  FALL       1
I__193/O                                                           CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__141/I                                                           LocalMux                       0              2921   1066  FALL       1
I__141/O                                                           LocalMux                     309              3230   1066  FALL       1
I__144/I                                                           InMux                          0              3230   1066  FALL       1
I__144/O                                                           InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__330/I                                                  LocalMux                       0              2921   1066  FALL       1
I__330/O                                                  LocalMux                     309              3230   1066  FALL       1
I__333/I                                                  InMux                          0              3230   1066  FALL       1
I__333/O                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__334/I                                                  LocalMux                       0              2921   1066  FALL       1
I__334/O                                                  LocalMux                     309              3230   1066  FALL       1
I__337/I                                                  InMux                          0              3230   1066  FALL       1
I__337/O                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__350/I                                              LocalMux                       0              2921   1066  FALL       1
I__350/O                                              LocalMux                     309              3230   1066  FALL       1
I__355/I                                              InMux                          0              3230   1066  FALL       1
I__355/O                                              InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                  LocalMux                       0              2921   1066  FALL       1
I__472/O                                                  LocalMux                     309              3230   1066  FALL       1
I__475/I                                                  InMux                          0              3230   1066  FALL       1
I__475/O                                                  InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in0
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__552/I                                                          LocalMux                       0              2921   1066  FALL       1
I__552/O                                                          LocalMux                     309              3230   1066  FALL       1
I__556/I                                                          InMux                          0              3230   1066  FALL       1
I__556/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_10_LC_4_14_5/in0                                       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in1
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__551/I                                                          LocalMux                       0              2921   1066  FALL       1
I__551/O                                                          LocalMux                     309              3230   1066  FALL       1
I__555/I                                                          InMux                          0              3230   1066  FALL       1
I__555/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_8_LC_5_14_2/in1                                        LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in1
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__552/I                                                          LocalMux                       0              2921   1066  FALL       1
I__552/O                                                          LocalMux                     309              3230   1066  FALL       1
I__557/I                                                          InMux                          0              3230   1066  FALL       1
I__557/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_12_LC_4_14_2/in1                                       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in1
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__552/I                                                          LocalMux                       0              2921   1066  FALL       1
I__552/O                                                          LocalMux                     309              3230   1066  FALL       1
I__558/I                                                          InMux                          0              3230   1066  FALL       1
I__558/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_5_LC_4_14_4/in1                                        LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in0
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__552/I                                                          LocalMux                       0              2921   1066  FALL       1
I__552/O                                                          LocalMux                     309              3230   1066  FALL       1
I__559/I                                                          InMux                          0              3230   1066  FALL       1
I__559/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_6_LC_4_14_3/in0                                        LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in0
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__552/I                                                          LocalMux                       0              2921   1066  FALL       1
I__552/O                                                          LocalMux                     309              3230   1066  FALL       1
I__560/I                                                          InMux                          0              3230   1066  FALL       1
I__560/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_7_LC_4_14_7/in0                                        LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in1
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__552/I                                                          LocalMux                       0              2921   1066  FALL       1
I__552/O                                                          LocalMux                     309              3230   1066  FALL       1
I__561/I                                                          InMux                          0              3230   1066  FALL       1
I__561/O                                                          InMux                        217              3447   1066  FALL       1
r_ADC_Word_9_LC_4_14_6/in1                                        LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__623/I                                                                 LocalMux                       0              2921   1066  FALL       1
I__623/O                                                                 LocalMux                     309              3230   1066  FALL       1
I__628/I                                                                 InMux                          0              3230   1066  FALL       1
I__628/O                                                                 InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in3  LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout      LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__623/I                                                                 LocalMux                       0              2921   1066  FALL       1
I__623/O                                                                 LocalMux                     309              3230   1066  FALL       1
I__629/I                                                                 InMux                          0              3230   1066  FALL       1
I__629/O                                                                 InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in0  LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__641/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__641/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__646/I                                                                    InMux                          0              3230   1066  FALL       1
I__646/O                                                                    InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__666/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__666/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__671/I                                                                    InMux                          0              3230   1066  FALL       1
I__671/O                                                                    InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in3      LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__667/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__667/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__673/I                                                                    InMux                          0              3230   1066  FALL       1
I__673/O                                                                    InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in0     LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__666/I                                                                    LocalMux                       0              2921   1066  FALL       1
I__666/O                                                                    LocalMux                     309              3230   1066  FALL       1
I__672/I                                                                    InMux                          0              3230   1066  FALL       1
I__672/O                                                                    InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in0    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       2
I__773/I                                                           LocalMux                       0              2921   1066  FALL       1
I__773/O                                                           LocalMux                     309              3230   1066  FALL       1
I__775/I                                                           InMux                          0              3230   1066  FALL       1
I__775/O                                                           InMux                        217              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/in3    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__757/I                                                         ClkMux                         0              2073  RISE       1
I__757/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__806/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__806/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__812/I                                                                   InMux                          0              3230   1066  FALL       1
I__812/O                                                                   InMux                        217              3447   1066  FALL       1
I__813/I                                                                   CascadeMux                     0              3447   1066  FALL       1
I__813/O                                                                   CascadeMux                     0              3447   1066  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in2    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__349/I                                                       LocalMux                       0              2921   1066  FALL       1
I__349/O                                                       LocalMux                     309              3230   1066  FALL       1
I__352/I                                                       InMux                          0              3230   1333  FALL       1
I__352/O                                                       InMux                        217              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__246/I                                                       CascadeMux                     0              3714   1333  RISE       1
I__246/O                                                       CascadeMux                     0              3714   1333  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in2         LogicCell40_SEQ_MODE_1010      0              3714   1333  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__480/I                                                     LocalMux                       0              2921   1333  FALL       1
I__480/O                                                     LocalMux                     309              3230   1333  FALL       1
I__484/I                                                     InMux                          0              3230   1333  FALL       1
I__484/O                                                     InMux                        217              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNO_0_0_LC_4_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNO_0_0_LC_4_10_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__348/I                                                     CascadeMux                     0              3714   1333  RISE       1
I__348/O                                                     CascadeMux                     0              3714   1333  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in2          LogicCell40_SEQ_MODE_1010      0              3714   1333  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1438  FALL       2
I__602/I                                                              Odrv4                          0              2921   1438  FALL       1
I__602/O                                                              Odrv4                        372              3293   1438  FALL       1
I__604/I                                                              LocalMux                       0              3293   1438  FALL       1
I__604/O                                                              LocalMux                     309              3602   1438  FALL       1
I__606/I                                                              InMux                          0              3602   1438  FALL       1
I__606/O                                                              InMux                        217              3819   1438  FALL       1
I__608/I                                                              CascadeMux                     0              3819   1438  FALL       1
I__608/O                                                              CascadeMux                     0              3819   1438  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in2    LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in2
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__505/I                                                              Odrv4                          0              2921   1438  FALL       1
I__505/O                                                              Odrv4                        372              3293   1438  FALL       1
I__507/I                                                              LocalMux                       0              3293   1438  FALL       1
I__507/O                                                              LocalMux                     309              3602   1438  FALL       1
I__509/I                                                              InMux                          0              3602   1438  FALL       1
I__509/O                                                              InMux                        217              3819   1438  FALL       1
I__510/I                                                              CascadeMux                     0              3819   1438  FALL       1
I__510/O                                                              CascadeMux                     0              3819   1438  FALL       1
r_ADC_Word_12_LC_4_14_2/in2                                           LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in2
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__544/I                                                              Odrv4                          0              2921   1438  FALL       1
I__544/O                                                              Odrv4                        372              3293   1438  FALL       1
I__546/I                                                              LocalMux                       0              3293   1438  FALL       1
I__546/O                                                              LocalMux                     309              3602   1438  FALL       1
I__548/I                                                              InMux                          0              3602   1438  FALL       1
I__548/O                                                              InMux                        217              3819   1438  FALL       1
I__549/I                                                              CascadeMux                     0              3819   1438  FALL       1
I__549/O                                                              CascadeMux                     0              3819   1438  FALL       1
r_ADC_Word_11_LC_5_14_5/in2                                           LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__550/I                                                          Odrv4                          0              2921   1438  FALL       1
I__550/O                                                          Odrv4                        372              3293   1438  FALL       1
I__553/I                                                          LocalMux                       0              3293   1438  FALL       1
I__553/O                                                          LocalMux                     309              3602   1438  FALL       1
I__562/I                                                          InMux                          0              3602   1438  FALL       1
I__562/O                                                          InMux                        217              3819   1438  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in0            LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL      10
I__550/I                                                          Odrv4                          0              2921   1438  FALL       1
I__550/O                                                          Odrv4                        372              3293   1438  FALL       1
I__553/I                                                          LocalMux                       0              3293   1438  FALL       1
I__553/O                                                          LocalMux                     309              3602   1438  FALL       1
I__563/I                                                          InMux                          0              3602   1438  FALL       1
I__563/O                                                          InMux                        217              3819   1438  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in1            LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in2
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__570/I                                                              Odrv4                          0              2921   1438  FALL       1
I__570/O                                                              Odrv4                        372              3293   1438  FALL       1
I__572/I                                                              LocalMux                       0              3293   1438  FALL       1
I__572/O                                                              LocalMux                     309              3602   1438  FALL       1
I__574/I                                                              InMux                          0              3602   1438  FALL       1
I__574/O                                                              InMux                        217              3819   1438  FALL       1
I__575/I                                                              CascadeMux                     0              3819   1438  FALL       1
I__575/O                                                              CascadeMux                     0              3819   1438  FALL       1
r_ADC_Word_6_LC_4_14_3/in2                                            LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__842/I                                                                   Odrv4                          0              2921   1438  FALL       1
I__842/O                                                                   Odrv4                        372              3293   1438  FALL       1
I__848/I                                                                   LocalMux                       0              3293   1438  FALL       1
I__848/O                                                                   LocalMux                     309              3602   1438  FALL       1
I__851/I                                                                   InMux                          0              3602   1438  FALL       1
I__851/O                                                                   InMux                        217              3819   1438  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in1             LogicCell40_SEQ_MODE_1010      0              3819   1438  FALL       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__187/I                                                                              LocalMux                       0              2921   1529  FALL       1
I__187/O                                                                              LocalMux                     309              3230   1529  FALL       1
I__190/I                                                                              InMux                          0              3230   1529  FALL       1
I__190/O                                                                              InMux                        217              3447   1529  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       1
I__172/I                                                                              InMux                          0              3693   1529  FALL       1
I__172/O                                                                              InMux                        217              3910   1529  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in3                       LogicCell40_SEQ_MODE_1011      0              3910   1529  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__465/I                                                                                      LocalMux                       0              2921   1529  FALL       1
I__465/O                                                                                      LocalMux                     309              3230   1529  FALL       1
I__468/I                                                                                      InMux                          0              3230   1529  FALL       1
I__468/O                                                                                      InMux                        217              3447   1529  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       1
I__216/I                                                                                      InMux                          0              3693   1529  FALL       1
I__216/O                                                                                      InMux                        217              3910   1529  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in3                       LogicCell40_SEQ_MODE_1010      0              3910   1529  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_6_LC_2_13_6/lcout
Path End         : r_LED_Count_7_LC_2_13_7/in3
Capture Clock    : r_LED_Count_7_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_6_LC_2_13_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__434/I                          LocalMux                       0              2921   1066  FALL       1
I__434/O                          LocalMux                     309              3230   1066  FALL       1
I__436/I                          InMux                          0              3230   1066  FALL       1
I__436/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_6_LC_2_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_6_LC_2_13_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__243/I                          InMux                          0              3693   1529  FALL       1
I__243/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_7_LC_2_13_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_7_LC_2_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_5_LC_2_13_5/lcout
Path End         : r_LED_Count_6_LC_2_13_6/in3
Capture Clock    : r_LED_Count_6_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_5_LC_2_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__442/I                          LocalMux                       0              2921   1066  FALL       1
I__442/O                          LocalMux                     309              3230   1066  FALL       1
I__444/I                          InMux                          0              3230   1066  FALL       1
I__444/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_5_LC_2_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_5_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__244/I                          InMux                          0              3693   1529  FALL       1
I__244/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_6_LC_2_13_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_6_LC_2_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_4_LC_2_13_4/lcout
Path End         : r_LED_Count_5_LC_2_13_5/in3
Capture Clock    : r_LED_Count_5_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_4_LC_2_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__267/I                          LocalMux                       0              2921   1066  FALL       1
I__267/O                          LocalMux                     309              3230   1066  FALL       1
I__269/I                          InMux                          0              3230   1066  FALL       1
I__269/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_4_LC_2_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_4_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__245/I                          InMux                          0              3693   1529  FALL       1
I__245/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_5_LC_2_13_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_5_LC_2_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_3_LC_2_13_3/lcout
Path End         : r_LED_Count_4_LC_2_13_4/in3
Capture Clock    : r_LED_Count_4_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_3_LC_2_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__274/I                          LocalMux                       0              2921   1066  FALL       1
I__274/O                          LocalMux                     309              3230   1066  FALL       1
I__276/I                          InMux                          0              3230   1066  FALL       1
I__276/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_3_LC_2_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__162/I                          InMux                          0              3693   1529  FALL       1
I__162/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_4_LC_2_13_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_4_LC_2_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_2_LC_2_13_2/lcout
Path End         : r_LED_Count_3_LC_2_13_3/in3
Capture Clock    : r_LED_Count_3_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_2_LC_2_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__281/I                          LocalMux                       0              2921   1066  FALL       1
I__281/O                          LocalMux                     309              3230   1066  FALL       1
I__283/I                          InMux                          0              3230   1066  FALL       1
I__283/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_2_LC_2_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__163/I                          InMux                          0              3693   1529  FALL       1
I__163/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_3_LC_2_13_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_3_LC_2_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_1_LC_2_13_1/lcout
Path End         : r_LED_Count_2_LC_2_13_2/in3
Capture Clock    : r_LED_Count_2_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_1_LC_2_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__288/I                          LocalMux                       0              2921   1066  FALL       1
I__288/O                          LocalMux                     309              3230   1066  FALL       1
I__290/I                          InMux                          0              3230   1066  FALL       1
I__290/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_1_LC_2_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__164/I                          InMux                          0              3693   1529  FALL       1
I__164/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_2_LC_2_13_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_2_LC_2_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_Count_0_LC_2_13_0/lcout
Path End         : r_LED_Count_1_LC_2_13_1/in3
Capture Clock    : r_LED_Count_1_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_0_LC_2_13_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_Count_0_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__295/I                          LocalMux                       0              2921   1066  FALL       1
I__295/O                          LocalMux                     309              3230   1066  FALL       1
I__297/I                          InMux                          0              3230   1066  FALL       1
I__297/O                          InMux                        217              3447   1066  FALL       1
r_LED_Count_0_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_LED_Count_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__165/I                          InMux                          0              3693   1529  FALL       1
I__165/O                          InMux                        217              3910   1529  FALL       1
r_LED_Count_1_LC_2_13_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__758/I                                            ClkMux                         0              2073  RISE       1
I__758/O                                            ClkMux                       309              2381  RISE       1
r_LED_Count_1_LC_2_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout      LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__481/I                                                Odrv12                         0              2921   1606  FALL       1
I__481/O                                                Odrv12                       540              3461   1606  FALL       1
I__486/I                                                LocalMux                       0              3461   1606  FALL       1
I__486/O                                                LocalMux                     309              3770   1606  FALL       1
I__491/I                                                InMux                          0              3770   1606  FALL       1
I__491/O                                                InMux                        217              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__684/I                                                                 Odrv12                         0              2921   1606  FALL       1
I__684/O                                                                 Odrv12                       540              3461   1606  FALL       1
I__688/I                                                                 LocalMux                       0              3461   1606  FALL       1
I__688/O                                                                 LocalMux                     309              3770   1606  FALL       1
I__698/I                                                                 InMux                          0              3770   1606  FALL       1
I__698/O                                                                 InMux                        217              3987   1606  FALL       1
I__710/I                                                                 CascadeMux                     0              3987   1606  FALL       1
I__710/O                                                                 CascadeMux                     0              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in2  LogicCell40_SEQ_MODE_1010      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__828/I                                                                  Odrv12                         0              2921   1606  FALL       1
I__828/O                                                                  Odrv12                       540              3461   1606  FALL       1
I__834/I                                                                  LocalMux                       0              3461   1606  FALL       1
I__834/O                                                                  LocalMux                     309              3770   1606  FALL       1
I__838/I                                                                  InMux                          0              3770   1606  FALL       1
I__838/O                                                                  InMux                        217              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in0            LogicCell40_SEQ_MODE_1010      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout      LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__481/I                                                Odrv12                         0              2921   1606  FALL       1
I__481/O                                                Odrv12                       540              3461   1606  FALL       1
I__487/I                                                LocalMux                       0              3461   1606  FALL       1
I__487/O                                                LocalMux                     309              3770   1606  FALL       1
I__492/I                                                InMux                          0              3770   1606  FALL       1
I__492/O                                                InMux                        217              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_1_LC_4_15_1/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__684/I                                                                 Odrv12                         0              2921   1606  FALL       1
I__684/O                                                                 Odrv12                       540              3461   1606  FALL       1
I__689/I                                                                 LocalMux                       0              3461   1606  FALL       1
I__689/O                                                                 LocalMux                     309              3770   1606  FALL       1
I__702/I                                                                 InMux                          0              3770   1606  FALL       1
I__702/O                                                                 InMux                        217              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in3  LogicCell40_SEQ_MODE_1010      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__684/I                                                                 Odrv12                         0              2921   1606  FALL       1
I__684/O                                                                 Odrv12                       540              3461   1606  FALL       1
I__690/I                                                                 LocalMux                       0              3461   1606  FALL       1
I__690/O                                                                 LocalMux                     309              3770   1606  FALL       1
I__703/I                                                                 InMux                          0              3770   1606  FALL       1
I__703/O                                                                 InMux                        217              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in0  LogicCell40_SEQ_MODE_1010      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__684/I                                                                 Odrv12                         0              2921   1606  FALL       1
I__684/O                                                                 Odrv12                       540              3461   1606  FALL       1
I__688/I                                                                 LocalMux                       0              3461   1606  FALL       1
I__688/O                                                                 LocalMux                     309              3770   1606  FALL       1
I__699/I                                                                 InMux                          0              3770   1606  FALL       1
I__699/O                                                                 InMux                        217              3987   1606  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in0  LogicCell40_SEQ_MODE_1010      0              3987   1606  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/ltout             LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__160/I                                                                   CascadeMux                     0              4022   1641  RISE       1
I__160/O                                                                   CascadeMux                     0              4022   1641  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in2            LogicCell40_SEQ_MODE_1010      0              4022   1641  RISE       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__528/I                                                                            CascadeMux                     0              3714   1641  RISE       1
I__528/O                                                                            CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/ltout  LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__519/I                                                                            CascadeMux                     0              4022   1641  RISE       1
I__519/O                                                                            CascadeMux                     0              4022   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/in2             LogicCell40_SEQ_MODE_1010      0              4022   1641  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in2
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__583/I                                                              Odrv4                          0              2921   1753  FALL       1
I__583/O                                                              Odrv4                        372              3293   1753  FALL       1
I__585/I                                                              Span4Mux_h                     0              3293   1753  FALL       1
I__585/O                                                              Span4Mux_h                   316              3609   1753  FALL       1
I__587/I                                                              LocalMux                       0              3609   1753  FALL       1
I__587/O                                                              LocalMux                     309              3917   1753  FALL       1
I__588/I                                                              InMux                          0              3917   1753  FALL       1
I__588/O                                                              InMux                        217              4135   1753  FALL       1
I__589/I                                                              CascadeMux                     0              4135   1753  FALL       1
I__589/O                                                              CascadeMux                     0              4135   1753  FALL       1
r_ADC_Word_5_LC_4_14_4/in2                                            LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in2
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__595/I                                                              Odrv4                          0              2921   1753  FALL       1
I__595/O                                                              Odrv4                        372              3293   1753  FALL       1
I__597/I                                                              Span4Mux_h                     0              3293   1753  FALL       1
I__597/O                                                              Span4Mux_h                   316              3609   1753  FALL       1
I__599/I                                                              LocalMux                       0              3609   1753  FALL       1
I__599/O                                                              LocalMux                     309              3917   1753  FALL       1
I__600/I                                                              InMux                          0              3917   1753  FALL       1
I__600/O                                                              InMux                        217              4135   1753  FALL       1
I__601/I                                                              CascadeMux                     0              4135   1753  FALL       1
I__601/O                                                              CascadeMux                     0              4135   1753  FALL       1
r_ADC_Word_9_LC_4_14_6/in2                                            LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in2
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__610/I                                                              Odrv4                          0              2921   1753  FALL       1
I__610/O                                                              Odrv4                        372              3293   1753  FALL       1
I__612/I                                                              Span4Mux_h                     0              3293   1753  FALL       1
I__612/O                                                              Span4Mux_h                   316              3609   1753  FALL       1
I__614/I                                                              LocalMux                       0              3609   1753  FALL       1
I__614/O                                                              LocalMux                     309              3917   1753  FALL       1
I__615/I                                                              InMux                          0              3917   1753  FALL       1
I__615/O                                                              InMux                        217              4135   1753  FALL       1
I__616/I                                                              CascadeMux                     0              4135   1753  FALL       1
I__616/O                                                              CascadeMux                     0              4135   1753  FALL       1
r_ADC_Word_10_LC_4_14_5/in2                                           LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in2
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1438  FALL       2
I__602/I                                                              Odrv4                          0              2921   1438  FALL       1
I__602/O                                                              Odrv4                        372              3293   1438  FALL       1
I__603/I                                                              Span4Mux_s3_v                  0              3293   1774  FALL       1
I__603/O                                                              Span4Mux_s3_v                337              3630   1774  FALL       1
I__605/I                                                              LocalMux                       0              3630   1774  FALL       1
I__605/O                                                              LocalMux                     309              3938   1774  FALL       1
I__607/I                                                              InMux                          0              3938   1774  FALL       1
I__607/O                                                              InMux                        217              4156   1774  FALL       1
I__609/I                                                              CascadeMux                     0              4156   1774  FALL       1
I__609/O                                                              CascadeMux                     0              4156   1774  FALL       1
r_ADC_Word_7_LC_4_14_7/in2                                            LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__685/I                                                                 Odrv4                          0              2921   1809  FALL       1
I__685/O                                                                 Odrv4                        372              3293   1809  FALL       1
I__692/I                                                                 Span4Mux_v                     0              3293   1809  FALL       1
I__692/O                                                                 Span4Mux_v                   372              3665   1809  FALL       1
I__705/I                                                                 LocalMux                       0              3665   1809  FALL       1
I__705/O                                                                 LocalMux                     309              3973   1809  FALL       1
I__713/I                                                                 InMux                          0              3973   1809  FALL       1
I__713/O                                                                 InMux                        217              4191   1809  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in0  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__686/I                                                           Odrv4                          0              2921   1809  FALL       1
I__686/O                                                           Odrv4                        372              3293   1809  FALL       1
I__693/I                                                           Span4Mux_v                     0              3293   1809  FALL       1
I__693/O                                                           Span4Mux_v                   372              3665   1809  FALL       1
I__706/I                                                           LocalMux                       0              3665   1809  FALL       1
I__706/O                                                           LocalMux                     309              3973   1809  FALL       1
I__714/I                                                           InMux                          0              3973   1809  FALL       1
I__714/O                                                           InMux                        217              4191   1809  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in1  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__686/I                                                         Odrv4                          0              2921   1809  FALL       1
I__686/O                                                         Odrv4                        372              3293   1809  FALL       1
I__695/I                                                         Span4Mux_v                     0              3293   1809  FALL       1
I__695/O                                                         Span4Mux_v                   372              3665   1809  FALL       1
I__709/I                                                         LocalMux                       0              3665   1809  FALL       1
I__709/O                                                         LocalMux                     309              3973   1809  FALL       1
I__718/I                                                         InMux                          0              3973   1809  FALL       1
I__718/O                                                         InMux                        217              4191   1809  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in0  LogicCell40_SEQ_MODE_1011      0              4191   1809  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__686/I                                                                  Odrv4                          0              2921   1809  FALL       1
I__686/O                                                                  Odrv4                        372              3293   1809  FALL       1
I__693/I                                                                  Span4Mux_v                     0              3293   1809  FALL       1
I__693/O                                                                  Span4Mux_v                   372              3665   1809  FALL       1
I__707/I                                                                  LocalMux                       0              3665   1809  FALL       1
I__707/O                                                                  LocalMux                     309              3973   1809  FALL       1
I__715/I                                                                  InMux                          0              3973   1809  FALL       1
I__715/O                                                                  InMux                        217              4191   1809  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in0  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__686/I                                                                  Odrv4                          0              2921   1809  FALL       1
I__686/O                                                                  Odrv4                        372              3293   1809  FALL       1
I__693/I                                                                  Span4Mux_v                     0              3293   1809  FALL       1
I__693/O                                                                  Span4Mux_v                   372              3665   1809  FALL       1
I__707/I                                                                  LocalMux                       0              3665   1809  FALL       1
I__707/O                                                                  LocalMux                     309              3973   1809  FALL       1
I__716/I                                                                  InMux                          0              3973   1809  FALL       1
I__716/O                                                                  InMux                        217              4191   1809  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in1  LogicCell40_SEQ_MODE_1010      0              4191   1809  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       6
I__675/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__675/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__679/I                                                                            InMux                          0              4044   1880  FALL       1
I__679/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/in3                   LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__349/I                                                       LocalMux                       0              2921   1066  FALL       1
I__349/O                                                       LocalMux                     309              3230   1066  FALL       1
I__352/I                                                       InMux                          0              3230   1333  FALL       1
I__352/O                                                       InMux                        217              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__325/I                                                       LocalMux                       0              3735   1880  FALL       1
I__325/O                                                       LocalMux                     309              4044   1880  FALL       1
I__327/I                                                       InMux                          0              4044   1880  FALL       1
I__327/O                                                       InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in1               LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__349/I                                                       LocalMux                       0              2921   1066  FALL       1
I__349/O                                                       LocalMux                     309              3230   1066  FALL       1
I__352/I                                                       InMux                          0              3230   1333  FALL       1
I__352/O                                                       InMux                        217              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNI4CDH_0_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__326/I                                                       LocalMux                       0              3735   1880  FALL       1
I__326/O                                                       LocalMux                     309              4044   1880  FALL       1
I__328/I                                                       InMux                          0              4044   1880  FALL       1
I__328/O                                                       InMux                        217              4261   1880  FALL       1
I__329/I                                                       CascadeMux                     0              4261   1880  FALL       1
I__329/O                                                       CascadeMux                     0              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in2         LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       6
I__676/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__676/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__681/I                                                                            InMux                          0              4044   1880  FALL       1
I__681/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/in3            LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       6
I__677/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__677/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__683/I                                                                            InMux                          0              4044   1880  FALL       1
I__683/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in3                     LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       6
I__675/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__675/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__680/I                                                                            InMux                          0              4044   1880  FALL       1
I__680/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in0              LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       6
I__676/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__676/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__682/I                                                                            InMux                          0              4044   1880  FALL       1
I__682/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in0            LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__301/I                                                          LocalMux                       0              3735   1880  FALL       1
I__301/O                                                          LocalMux                     309              4044   1880  FALL       1
I__308/I                                                          InMux                          0              4044   1880  FALL       1
I__308/O                                                          InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in1                LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__302/I                                                          LocalMux                       0              3735   1880  FALL       1
I__302/O                                                          LocalMux                     309              4044   1880  FALL       1
I__309/I                                                          InMux                          0              4044   1880  FALL       1
I__309/O                                                          InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/in3                  LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__303/I                                                          LocalMux                       0              3735   1880  FALL       1
I__303/O                                                          LocalMux                     309              4044   1880  FALL       1
I__310/I                                                          InMux                          0              4044   1880  FALL       1
I__310/O                                                          InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/in3               LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_10_LC_4_14_5/in3
Capture Clock    : r_ADC_Word_10_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__534/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__534/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__536/I                                                                     InMux                          0              4044   1880  FALL       1
I__536/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_10_LC_4_14_5/in3                                                  LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_11_LC_5_14_5/in3
Capture Clock    : r_ADC_Word_11_LC_5_14_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__535/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__535/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__542/I                                                                     InMux                          0              4044   1880  FALL       1
I__542/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_11_LC_5_14_5/in3                                                  LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_12_LC_4_14_2/in0
Capture Clock    : r_ADC_Word_12_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__534/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__534/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__537/I                                                                     InMux                          0              4044   1880  FALL       1
I__537/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_12_LC_4_14_2/in0                                                  LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_12_LC_4_14_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_5_LC_4_14_4/in0
Capture Clock    : r_ADC_Word_5_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__534/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__534/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__538/I                                                                     InMux                          0              4044   1880  FALL       1
I__538/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_5_LC_4_14_4/in0                                                   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_6_LC_4_14_3/in3
Capture Clock    : r_ADC_Word_6_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__534/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__534/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__539/I                                                                     InMux                          0              4044   1880  FALL       1
I__539/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_6_LC_4_14_3/in3                                                   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_7_LC_4_14_7/in3
Capture Clock    : r_ADC_Word_7_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__534/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__534/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__540/I                                                                     InMux                          0              4044   1880  FALL       1
I__540/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_7_LC_4_14_7/in3                                                   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_9_LC_4_14_6/in0
Capture Clock    : r_ADC_Word_9_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__534/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__534/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__541/I                                                                     InMux                          0              4044   1880  FALL       1
I__541/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_9_LC_4_14_6/in0                                                   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout
Path End         : r_ADC_Word_8_LC_5_14_2/in0
Capture Clock    : r_ADC_Word_8_LC_5_14_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__766/I                                                ClkMux                         0              2073  RISE       1
I__766/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/clk  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.o_RX_Count_0_LC_4_15_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__472/I                                                                     LocalMux                       0              2921   1066  FALL       1
I__472/O                                                                     LocalMux                     309              3230   1066  FALL       1
I__473/I                                                                     InMux                          0              3230   1880  FALL       1
I__473/O                                                                     InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.un3_w_master_rx_dv_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       8
I__535/I                                                                     LocalMux                       0              3735   1880  FALL       1
I__535/O                                                                     LocalMux                     309              4044   1880  FALL       1
I__543/I                                                                     InMux                          0              4044   1880  FALL       1
I__543/O                                                                     InMux                        217              4261   1880  FALL       1
r_ADC_Word_8_LC_5_14_2/in0                                                   LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__621/I                                                             LocalMux                       0              2921   1880  FALL       1
I__621/O                                                             LocalMux                     309              3230   1880  FALL       1
I__625/I                                                             InMux                          0              3230   1880  FALL       1
I__625/O                                                             InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/in3           LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/lcout         LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__338/I                                                             LocalMux                       0              3735   1880  FALL       1
I__338/O                                                             LocalMux                     309              4044   1880  FALL       1
I__339/I                                                             InMux                          0              4044   1880  FALL       1
I__339/O                                                             InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/in1               LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__621/I                                                             LocalMux                       0              2921   1880  FALL       1
I__621/O                                                             LocalMux                     309              3230   1880  FALL       1
I__625/I                                                             InMux                          0              3230   1880  FALL       1
I__625/O                                                             InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/in3           LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIU10G_0_LC_4_9_5/lcout         LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__338/I                                                             LocalMux                       0              3735   1880  FALL       1
I__338/O                                                             LocalMux                     309              4044   1880  FALL       1
I__340/I                                                             InMux                          0              4044   1880  FALL       1
I__340/O                                                             InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/in1               LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__639/I                                                                             LocalMux                       0              2921   1880  FALL       1
I__639/O                                                                             LocalMux                     309              3230   1880  FALL       1
I__644/I                                                                             InMux                          0              3230   1880  FALL       1
I__644/O                                                                             InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__634/I                                                                             LocalMux                       0              3735   1880  FALL       1
I__634/O                                                                             LocalMux                     309              4044   1880  FALL       1
I__635/I                                                                             InMux                          0              4044   1880  FALL       1
I__635/O                                                                             InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in1             LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__639/I                                                                             LocalMux                       0              2921   1880  FALL       1
I__639/O                                                                             LocalMux                     309              3230   1880  FALL       1
I__644/I                                                                             InMux                          0              3230   1880  FALL       1
I__644/O                                                                             InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNI9BJ31_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__634/I                                                                             LocalMux                       0              3735   1880  FALL       1
I__634/O                                                                             LocalMux                     309              4044   1880  FALL       1
I__636/I                                                                             InMux                          0              4044   1880  FALL       1
I__636/O                                                                             InMux                        217              4261   1880  FALL       1
I__637/I                                                                             CascadeMux                     0              4261   1880  FALL       1
I__637/O                                                                             CascadeMux                     0              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in2               LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__664/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__664/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__668/I                                                                            InMux                          0              3230   1880  FALL       1
I__668/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIA2FF1_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__723/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__723/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__725/I                                                                            InMux                          0              4044   1880  FALL       1
I__725/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/in1                     LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/lcout       LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__664/I                                                                         LocalMux                       0              2921   1880  FALL       1
I__664/O                                                                         LocalMux                     309              3230   1880  FALL       1
I__669/I                                                                         InMux                          0              3230   1880  FALL       1
I__669/O                                                                         InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNO_0_3_LC_6_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNO_0_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__720/I                                                                         LocalMux                       0              3735   1880  FALL       1
I__720/O                                                                         LocalMux                     309              4044   1880  FALL       1
I__721/I                                                                         InMux                          0              4044   1880  FALL       1
I__721/O                                                                         InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/in3         LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__807/I                                                                            InMux                          0              3230   1880  FALL       1
I__807/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__852/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__852/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__854/I                                                                            InMux                          0              4044   1880  FALL       1
I__854/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in3                  LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__807/I                                                                            InMux                          0              3230   1880  FALL       1
I__807/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__853/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__853/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__855/I                                                                            InMux                          0              4044   1880  FALL       1
I__855/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/in3                      LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__808/I                                                                            InMux                          0              3230   1880  FALL       1
I__808/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__822/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__822/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__823/I                                                                            InMux                          0              4044   1880  FALL       1
I__823/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in3                  LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__808/I                                                                            InMux                          0              3230   1880  FALL       1
I__808/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_0_2_LC_6_12_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__822/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__822/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__824/I                                                                            InMux                          0              4044   1880  FALL       1
I__824/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in3                  LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__809/I                                                                            InMux                          0              3230   1880  FALL       1
I__809/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__802/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__802/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__803/I                                                                            InMux                          0              4044   1880  FALL       1
I__803/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in3                  LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__809/I                                                                            InMux                          0              3230   1880  FALL       1
I__809/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_1_2_LC_6_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__802/I                                                                            LocalMux                       0              3735   1880  FALL       1
I__802/O                                                                            LocalMux                     309              4044   1880  FALL       1
I__804/I                                                                            InMux                          0              4044   1880  FALL       1
I__804/O                                                                            InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in3                  LogicCell40_SEQ_MODE_1010      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout          LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__841/I                                                                           LocalMux                       0              2921   1880  FALL       1
I__841/O                                                                           LocalMux                     309              3230   1880  FALL       1
I__844/I                                                                           InMux                          0              3230   1880  FALL       1
I__844/O                                                                           InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__631/I                                                                           LocalMux                       0              3735   1880  FALL       1
I__631/O                                                                           LocalMux                     309              4044   1880  FALL       1
I__632/I                                                                           InMux                          0              4044   1880  FALL       1
I__632/O                                                                           InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/in0            LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/lcout          LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__841/I                                                                           LocalMux                       0              2921   1880  FALL       1
I__841/O                                                                           LocalMux                     309              3230   1880  FALL       1
I__844/I                                                                           InMux                          0              3230   1880  FALL       1
I__844/O                                                                           InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__631/I                                                                           LocalMux                       0              3735   1880  FALL       1
I__631/O                                                                           LocalMux                     309              4044   1880  FALL       1
I__633/I                                                                           InMux                          0              4044   1880  FALL       1
I__633/O                                                                           InMux                        217              4261   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/in1            LogicCell40_SEQ_MODE_1011      0              4261   1880  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1929p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__684/I                                                                            Odrv12                         0              2921   1606  FALL       1
I__684/O                                                                            Odrv12                       540              3461   1606  FALL       1
I__689/I                                                                            LocalMux                       0              3461   1606  FALL       1
I__689/O                                                                            LocalMux                     309              3770   1606  FALL       1
I__700/I                                                                            InMux                          0              3770   1929  FALL       1
I__700/O                                                                            InMux                        217              3987   1929  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3987   1929  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/ltout  LogicCell40_SEQ_MODE_0000    323              4310   1929  RISE       1
I__471/I                                                                            CascadeMux                     0              4310   1929  RISE       1
I__471/O                                                                            CascadeMux                     0              4310   1929  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/in2             LogicCell40_SEQ_MODE_1010      0              4310   1929  RISE       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout         LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       5
I__814/I                                                                          LocalMux                       0              2921   1943  FALL       1
I__814/O                                                                          LocalMux                     309              3230   1943  FALL       1
I__819/I                                                                          InMux                          0              3230   1943  FALL       1
I__819/O                                                                          InMux                        217              3447   1943  FALL       1
I__821/I                                                                          CascadeMux                     0              3447   1943  FALL       1
I__821/O                                                                          CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__617/I                                                                          LocalMux                       0              3798   1943  FALL       1
I__617/O                                                                          LocalMux                     309              4107   1943  FALL       1
I__618/I                                                                          InMux                          0              4107   1943  FALL       1
I__618/O                                                                          InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in3                LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/lcout         LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       5
I__814/I                                                                          LocalMux                       0              2921   1943  FALL       1
I__814/O                                                                          LocalMux                     309              3230   1943  FALL       1
I__819/I                                                                          InMux                          0              3230   1943  FALL       1
I__819/O                                                                          InMux                        217              3447   1943  FALL       1
I__821/I                                                                          CascadeMux                     0              3447   1943  FALL       1
I__821/O                                                                          CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__617/I                                                                          LocalMux                       0              3798   1943  FALL       1
I__617/O                                                                          LocalMux                     309              4107   1943  FALL       1
I__619/I                                                                          InMux                          0              4107   1943  FALL       1
I__619/O                                                                          InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in0                LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__830/I                                                                             InMux                          0              3230   1943  FALL       1
I__830/O                                                                             InMux                        217              3447   1943  FALL       1
I__835/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__835/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       4
I__590/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__590/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__591/I                                                                             InMux                          0              4107   1943  FALL       1
I__591/O                                                                             InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in1                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__830/I                                                                             InMux                          0              3230   1943  FALL       1
I__830/O                                                                             InMux                        217              3447   1943  FALL       1
I__835/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__835/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       4
I__590/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__590/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__592/I                                                                             InMux                          0              4107   1943  FALL       1
I__592/O                                                                             InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in3                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__830/I                                                                             InMux                          0              3230   1943  FALL       1
I__830/O                                                                             InMux                        217              3447   1943  FALL       1
I__835/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__835/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       4
I__590/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__590/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__593/I                                                                             InMux                          0              4107   1943  FALL       1
I__593/O                                                                             InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in1                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__830/I                                                                             InMux                          0              3230   1943  FALL       1
I__830/O                                                                             InMux                        217              3447   1943  FALL       1
I__835/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__835/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_0_0_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       4
I__590/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__590/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__594/I                                                                             InMux                          0              4107   1943  FALL       1
I__594/O                                                                             InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in0                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__831/I                                                                             InMux                          0              3230   1943  FALL       1
I__831/O                                                                             InMux                        217              3447   1943  FALL       1
I__836/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__836/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       3
I__576/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__576/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__578/I                                                                             InMux                          0              4107   1943  FALL       1
I__578/O                                                                             InMux                        217              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in0                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__831/I                                                                             InMux                          0              3230   1943  FALL       1
I__831/O                                                                             InMux                        217              3447   1943  FALL       1
I__836/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__836/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       3
I__577/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__577/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__579/I                                                                             InMux                          0              4107   1943  FALL       1
I__579/O                                                                             InMux                        217              4324   1943  FALL       1
I__581/I                                                                             CascadeMux                     0              4324   1943  FALL       1
I__581/O                                                                             CascadeMux                     0              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in2                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       6
I__825/I                                                                             LocalMux                       0              2921   1943  FALL       1
I__825/O                                                                             LocalMux                     309              3230   1943  FALL       1
I__831/I                                                                             InMux                          0              3230   1943  FALL       1
I__831/O                                                                             InMux                        217              3447   1943  FALL       1
I__836/I                                                                             CascadeMux                     0              3447   1943  FALL       1
I__836/O                                                                             CascadeMux                     0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIUL3E_1_0_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       3
I__577/I                                                                             LocalMux                       0              3798   1943  FALL       1
I__577/O                                                                             LocalMux                     309              4107   1943  FALL       1
I__580/I                                                                             InMux                          0              4107   1943  FALL       1
I__580/O                                                                             InMux                        217              4324   1943  FALL       1
I__582/I                                                                             CascadeMux                     0              4324   1943  FALL       1
I__582/O                                                                             CascadeMux                     0              4324   1943  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in2                   LogicCell40_SEQ_MODE_1010      0              4324   1943  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 2125p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__686/I                                                                Odrv4                          0              2921   1809  FALL       1
I__686/O                                                                Odrv4                        372              3293   1809  FALL       1
I__694/I                                                                Span4Mux_h                     0              3293   2125  FALL       1
I__694/O                                                                Span4Mux_h                   316              3609   2125  FALL       1
I__708/I                                                                Span4Mux_v                     0              3609   2125  FALL       1
I__708/O                                                                Span4Mux_v                   372              3980   2125  FALL       1
I__717/I                                                                LocalMux                       0              3980   2125  FALL       1
I__717/O                                                                LocalMux                     309              4289   2125  FALL       1
I__719/I                                                                InMux                          0              4289   2125  FALL       1
I__719/O                                                                InMux                        217              4506   2125  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/in1  LogicCell40_SEQ_MODE_1010      0              4506   2125  FALL       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__528/I                                                                            CascadeMux                     0              3714   1641  RISE       1
I__528/O                                                                            CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       4
I__520/I                                                                            LocalMux                       0              4065   2209  FALL       1
I__520/O                                                                            LocalMux                     309              4373   2209  FALL       1
I__522/I                                                                            InMux                          0              4373   2209  FALL       1
I__522/O                                                                            InMux                        217              4591   2209  FALL       1
I__526/I                                                                            CascadeMux                     0              4591   2209  FALL       1
I__526/O                                                                            CascadeMux                     0              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in2             LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       6
I__173/I                                                                   LocalMux                       0              4065   2209  FALL       1
I__173/O                                                                   LocalMux                     309              4373   2209  FALL       1
I__177/I                                                                   InMux                          0              4373   2209  FALL       1
I__177/O                                                                   InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in1            LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       6
I__174/I                                                                   LocalMux                       0              4065   2209  FALL       1
I__174/O                                                                   LocalMux                     309              4373   2209  FALL       1
I__179/I                                                                   InMux                          0              4373   2209  FALL       1
I__179/O                                                                   InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in0            LogicCell40_SEQ_MODE_1011      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       6
I__175/I                                                                   LocalMux                       0              4065   2209  FALL       1
I__175/O                                                                   LocalMux                     309              4373   2209  FALL       1
I__181/I                                                                   InMux                          0              4373   2209  FALL       1
I__181/O                                                                   InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in1            LogicCell40_SEQ_MODE_1011      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       6
I__176/I                                                                   LocalMux                       0              4065   2209  FALL       1
I__176/O                                                                   LocalMux                     309              4373   2209  FALL       1
I__182/I                                                                   InMux                          0              4373   2209  FALL       1
I__182/O                                                                   InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in1            LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__528/I                                                                            CascadeMux                     0              3714   1641  RISE       1
I__528/O                                                                            CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       4
I__521/I                                                                            LocalMux                       0              4065   2209  FALL       1
I__521/O                                                                            LocalMux                     309              4373   2209  FALL       1
I__525/I                                                                            InMux                          0              4373   2209  FALL       1
I__525/O                                                                            InMux                        217              4591   2209  FALL       1
I__527/I                                                                            CascadeMux                     0              4591   2209  FALL       1
I__527/O                                                                            CascadeMux                     0              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/in2             LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       6
I__173/I                                                                   LocalMux                       0              4065   2209  FALL       1
I__173/O                                                                   LocalMux                     309              4373   2209  FALL       1
I__178/I                                                                   InMux                          0              4373   2209  FALL       1
I__178/O                                                                   InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in0            LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__161/I                                                                   CascadeMux                     0              3714   1641  RISE       1
I__161/O                                                                   CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/in2               LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIN2FO1_1_LC_2_10_1/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       6
I__174/I                                                                   LocalMux                       0              4065   2209  FALL       1
I__174/O                                                                   LocalMux                     309              4373   2209  FALL       1
I__180/I                                                                   InMux                          0              4373   2209  FALL       1
I__180/O                                                                   InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in0            LogicCell40_SEQ_MODE_1011      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__528/I                                                                            CascadeMux                     0              3714   1641  RISE       1
I__528/O                                                                            CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       4
I__520/I                                                                            LocalMux                       0              4065   2209  FALL       1
I__520/O                                                                            LocalMux                     309              4373   2209  FALL       1
I__523/I                                                                            InMux                          0              4373   2209  FALL       1
I__523/O                                                                            InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in3             LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in3
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__447/I                                                                            LocalMux                       0              2921   1641  FALL       1
I__447/O                                                                            LocalMux                     309              3230   1641  FALL       1
I__450/I                                                                            InMux                          0              3230   1641  FALL       1
I__450/O                                                                            InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIAJHL1_4_LC_5_9_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__528/I                                                                            CascadeMux                     0              3714   1641  RISE       1
I__528/O                                                                            CascadeMux                     0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_RNIL5P53_2_LC_5_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       4
I__520/I                                                                            LocalMux                       0              4065   2209  FALL       1
I__520/O                                                                            LocalMux                     309              4373   2209  FALL       1
I__524/I                                                                            InMux                          0              4373   2209  FALL       1
I__524/O                                                                            InMux                        217              4591   2209  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in3             LogicCell40_SEQ_MODE_1010      0              4591   2209  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__304/I                                                          LocalMux                       0              4107   2251  FALL       1
I__304/O                                                          LocalMux                     309              4415   2251  FALL       1
I__312/I                                                          InMux                          0              4415   2251  FALL       1
I__312/O                                                          InMux                        217              4633   2251  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/in0   LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__304/I                                                          LocalMux                       0              4107   2251  FALL       1
I__304/O                                                          LocalMux                     309              4415   2251  FALL       1
I__313/I                                                          InMux                          0              4415   2251  FALL       1
I__313/O                                                          InMux                        217              4633   2251  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in0   LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__304/I                                                          LocalMux                       0              4107   2251  FALL       1
I__304/O                                                          LocalMux                     309              4415   2251  FALL       1
I__314/I                                                          InMux                          0              4415   2251  FALL       1
I__314/O                                                          InMux                        217              4633   2251  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in1   LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout         LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__150/I                                                                  LocalMux                       0              2921   2244  FALL       1
I__150/O                                                                  LocalMux                     309              3230   2244  FALL       1
I__153/I                                                                  InMux                          0              3230   2244  FALL       1
I__153/O                                                                  InMux                        217              3447   2244  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2244  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNIOFMD_6_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2244  FALL       2
I__248/I                                                                  Odrv4                          0              3735   2251  FALL       1
I__248/O                                                                  Odrv4                        372              4107   2251  FALL       1
I__250/I                                                                  LocalMux                       0              4107   2251  FALL       1
I__250/O                                                                  LocalMux                     309              4415   2251  FALL       1
I__251/I                                                                  InMux                          0              4415   2251  FALL       1
I__251/O                                                                  InMux                        217              4633   2251  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in3                        LogicCell40_SEQ_MODE_1010      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : r_Master_TX_DV_LC_2_9_4/in1
Capture Clock    : r_Master_TX_DV_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout         LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__342/I                                                      LocalMux                       0              2921   1978  FALL       1
I__342/O                                                      LocalMux                     309              3230   1978  FALL       1
I__346/I                                                      InMux                          0              3230   2251  FALL       1
I__346/O                                                      InMux                        217              3447   2251  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIIM3J_0_LC_4_9_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_RNIIM3J_0_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       1
I__257/I                                                      Odrv4                          0              3735   2251  FALL       1
I__257/O                                                      Odrv4                        372              4107   2251  FALL       1
I__258/I                                                      LocalMux                       0              4107   2251  FALL       1
I__258/O                                                      LocalMux                     309              4415   2251  FALL       1
I__259/I                                                      InMux                          0              4415   2251  FALL       1
I__259/O                                                      InMux                        217              4633   2251  FALL       1
r_Master_TX_DV_LC_2_9_4/in1                                   LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/lcout                     LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       3
I__139/I                                                                              LocalMux                       0              2921   1845  FALL       1
I__139/O                                                                              LocalMux                     309              3230   1845  FALL       1
I__142/I                                                                              InMux                          0              3230   1845  FALL       1
I__142/O                                                                              InMux                        217              3447   1845  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/in1       LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1845  FALL       2
I__204/I                                                                              InMux                          0              3693   2342  FALL       1
I__204/O                                                                              InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__205/I                                                                              LocalMux                       0              4198   2342  FALL       1
I__205/O                                                                              LocalMux                     309              4506   2342  FALL       1
I__206/I                                                                              InMux                          0              4506   2342  FALL       1
I__206/O                                                                              InMux                        217              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in3                       LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__149/I                                                                              LocalMux                       0              2921   1950  FALL       1
I__149/O                                                                              LocalMux                     309              3230   1950  FALL       1
I__152/I                                                                              InMux                          0              3230   1950  FALL       1
I__152/O                                                                              InMux                        217              3447   1950  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/in1       LogicCell40_SEQ_MODE_0000      0              3447   1950  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1950  FALL       2
I__135/I                                                                              InMux                          0              3693   2342  FALL       1
I__135/O                                                                              InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_1_THRU_LUT4_0_LC_2_11_2/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__136/I                                                                              LocalMux                       0              4198   2342  FALL       1
I__136/O                                                                              LocalMux                     309              4506   2342  FALL       1
I__137/I                                                                              InMux                          0              4506   2342  FALL       1
I__137/O                                                                              InMux                        217              4724   2342  FALL       1
I__138/I                                                                              CascadeMux                     0              4724   2342  FALL       1
I__138/O                                                                              CascadeMux                     0              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in2                       LogicCell40_SEQ_MODE_1011      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout                  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__155/I                                                                           LocalMux                       0              2921   2055  FALL       1
I__155/O                                                                           LocalMux                     309              3230   2055  FALL       1
I__157/I                                                                           InMux                          0              3230   2055  FALL       1
I__157/O                                                                           InMux                        217              3447   2055  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/in1              LogicCell40_SEQ_MODE_0000      0              3447   2055  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_c_0_LC_2_11_0/carryout         LogicCell40_SEQ_MODE_0000    245              3693   2055  FALL       2
I__145/I                                                                           InMux                          0              3693   2342  FALL       1
I__145/O                                                                           InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_0_THRU_LUT4_0_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__146/I                                                                           LocalMux                       0              4198   2342  FALL       1
I__146/O                                                                           LocalMux                     309              4506   2342  FALL       1
I__147/I                                                                           InMux                          0              4506   2342  FALL       1
I__147/O                                                                           InMux                        217              4724   2342  FALL       1
I__148/I                                                                           CascadeMux                     0              4724   2342  FALL       1
I__148/O                                                                           CascadeMux                     0              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/in2                    LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__198/I                                                                              LocalMux                       0              2921   1634  FALL       1
I__198/O                                                                              LocalMux                     309              3230   1634  FALL       1
I__201/I                                                                              InMux                          0              3230   1634  FALL       1
I__201/O                                                                              InMux                        217              3447   1634  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/in1       LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1634  FALL       2
I__183/I                                                                              InMux                          0              3693   2342  FALL       1
I__183/O                                                                              InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_4_THRU_LUT4_0_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__184/I                                                                              LocalMux                       0              4198   2342  FALL       1
I__184/O                                                                              LocalMux                     309              4506   2342  FALL       1
I__185/I                                                                              InMux                          0              4506   2342  FALL       1
I__185/O                                                                              InMux                        217              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in3                       LogicCell40_SEQ_MODE_1011      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in3
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__207/I                                                                              LocalMux                       0              2921   1739  FALL       1
I__207/O                                                                              LocalMux                     309              3230   1739  FALL       1
I__210/I                                                                              InMux                          0              3230   1739  FALL       1
I__210/O                                                                              InMux                        217              3447   1739  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/in1       LogicCell40_SEQ_MODE_0000      0              3447   1739  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_2_THRU_LUT4_0_LC_2_11_3/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1739  FALL       2
I__194/I                                                                              InMux                          0              3693   2342  FALL       1
I__194/O                                                                              InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_cry_3_THRU_LUT4_0_LC_2_11_4/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__195/I                                                                              LocalMux                       0              4198   2342  FALL       1
I__195/O                                                                              LocalMux                     309              4506   2342  FALL       1
I__196/I                                                                              InMux                          0              4506   2342  FALL       1
I__196/O                                                                              InMux                        217              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/in3                       LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__448/I                                                                                      LocalMux                       0              2921   1739  FALL       1
I__448/O                                                                                      LocalMux                     309              3230   1739  FALL       1
I__451/I                                                                                      InMux                          0              3230   1739  FALL       1
I__451/O                                                                                      InMux                        217              3447   1739  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/in1       LogicCell40_SEQ_MODE_0000      0              3447   1739  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1739  FALL       2
I__241/I                                                                                      InMux                          0              3693   2342  FALL       1
I__241/O                                                                                      InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__262/I                                                                                      LocalMux                       0              4198   2342  FALL       1
I__262/O                                                                                      LocalMux                     309              4506   2342  FALL       1
I__263/I                                                                                      InMux                          0              4506   2342  FALL       1
I__263/O                                                                                      InMux                        217              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/in1                       LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__455/I                                                                                      LocalMux                       0              2921   1634  FALL       1
I__455/O                                                                                      LocalMux                     309              3230   1634  FALL       1
I__458/I                                                                                      InMux                          0              3230   1634  FALL       1
I__458/O                                                                                      InMux                        217              3447   1634  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/in1       LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_1_THRU_LUT4_0_LC_4_8_2/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1634  FALL       2
I__217/I                                                                                      InMux                          0              3693   2342  FALL       1
I__217/O                                                                                      InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_2_THRU_LUT4_0_LC_4_8_3/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__260/I                                                                                      LocalMux                       0              4198   2342  FALL       1
I__260/O                                                                                      LocalMux                     309              4506   2342  FALL       1
I__261/I                                                                                      InMux                          0              4506   2342  FALL       1
I__261/O                                                                                      InMux                        217              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/in1                       LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/lcout                  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__515/I                                                                                   LocalMux                       0              2921   1845  FALL       1
I__515/O                                                                                   LocalMux                     309              3230   1845  FALL       1
I__518/I                                                                                   InMux                          0              3230   1845  FALL       1
I__518/O                                                                                   InMux                        217              3447   1845  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/in1              LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_c_0_LC_4_8_0/carryout         LogicCell40_SEQ_MODE_0000    245              3693   1845  FALL       2
I__242/I                                                                                   InMux                          0              3693   2342  FALL       1
I__242/O                                                                                   InMux                        217              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_cry_0_THRU_LUT4_0_LC_4_8_1/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__214/I                                                                                   LocalMux                       0              4198   2342  FALL       1
I__214/O                                                                                   LocalMux                     309              4506   2342  FALL       1
I__215/I                                                                                   InMux                          0              4506   2342  FALL       1
I__215/O                                                                                   InMux                        217              4724   2342  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/in0                    LogicCell40_SEQ_MODE_1010      0              4724   2342  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__306/I                                                          Span4Mux_s1_h                  0              4107   2420  FALL       1
I__306/O                                                          Span4Mux_s1_h                168              4275   2420  FALL       1
I__317/I                                                          LocalMux                       0              4275   2420  FALL       1
I__317/O                                                          LocalMux                     309              4584   2420  FALL       1
I__321/I                                                          InMux                          0              4584   2420  FALL       1
I__321/O                                                          InMux                        217              4801   2420  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/in1   LogicCell40_SEQ_MODE_1011      0              4801   2420  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in1
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2420p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__306/I                                                          Span4Mux_s1_h                  0              4107   2420  FALL       1
I__306/O                                                          Span4Mux_s1_h                168              4275   2420  FALL       1
I__317/I                                                          LocalMux                       0              4275   2420  FALL       1
I__317/O                                                          LocalMux                     309              4584   2420  FALL       1
I__322/I                                                          InMux                          0              4584   2420  FALL       1
I__322/O                                                          InMux                        217              4801   2420  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/in1   LogicCell40_SEQ_MODE_1011      0              4801   2420  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Master_TX_DV_LC_2_9_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Hold Constraint  : 0p
Path slack       : 2511p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Master_TX_DV_LC_2_9_4/lcout                                                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      16
I__684/I                                                                            Odrv12                         0              2921   1606  FALL       1
I__684/O                                                                            Odrv12                       540              3461   1606  FALL       1
I__689/I                                                                            LocalMux                       0              3461   1606  FALL       1
I__689/O                                                                            LocalMux                     309              3770   1606  FALL       1
I__700/I                                                                            InMux                          0              3770   1929  FALL       1
I__700/O                                                                            InMux                        217              3987   1929  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3987   1929  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_RNIB3AM1_4_LC_5_9_0/lcout  LogicCell40_SEQ_MODE_0000    379              4366   2511  FALL       1
I__511/I                                                                            LocalMux                       0              4366   2511  FALL       1
I__511/O                                                                            LocalMux                     309              4675   2511  FALL       1
I__512/I                                                                            InMux                          0              4675   2511  FALL       1
I__512/O                                                                            InMux                        217              4892   2511  FALL       1
I__513/I                                                                            CascadeMux                     0              4892   2511  FALL       1
I__513/O                                                                            CascadeMux                     0              4892   2511  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/in2            LogicCell40_SEQ_MODE_1010      0              4892   2511  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       3
I__156/I                                                                   LocalMux                       0              2921   1066  FALL       1
I__156/O                                                                   LocalMux                     309              3230   1066  FALL       1
I__158/I                                                                   InMux                          0              3230   1641  FALL       1
I__158/O                                                                   InMux                        217              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_RNI6G8I_0_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2623  FALL       1
I__252/I                                                                   Odrv4                          0              3735   2623  FALL       1
I__252/O                                                                   Odrv4                        372              4107   2623  FALL       1
I__253/I                                                                   Span4Mux_v                     0              4107   2623  FALL       1
I__253/O                                                                   Span4Mux_v                   372              4478   2623  FALL       1
I__254/I                                                                   LocalMux                       0              4478   2623  FALL       1
I__254/O                                                                   LocalMux                     309              4787   2623  FALL       1
I__255/I                                                                   InMux                          0              4787   2623  FALL       1
I__255/O                                                                   InMux                        217              5004   2623  FALL       1
I__256/I                                                                   CascadeMux                     0              5004   2623  FALL       1
I__256/O                                                                   CascadeMux                     0              5004   2623  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/in2                         LogicCell40_SEQ_MODE_1010      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in0
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__305/I                                                          Span4Mux_v                     0              4107   2623  FALL       1
I__305/O                                                          Span4Mux_v                   372              4478   2623  FALL       1
I__315/I                                                          LocalMux                       0              4478   2623  FALL       1
I__315/O                                                          LocalMux                     309              4787   2623  FALL       1
I__319/I                                                          InMux                          0              4787   2623  FALL       1
I__319/O                                                          InMux                        217              5004   2623  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/in0   LogicCell40_SEQ_MODE_1010      0              5004   2623  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : r_Master_TX_DV_LC_2_9_4/in3
Capture Clock    : r_Master_TX_DV_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__307/I                                                          Span4Mux_v                     0              4107   2623  FALL       1
I__307/O                                                          Span4Mux_v                   372              4478   2623  FALL       1
I__318/I                                                          LocalMux                       0              4478   2623  FALL       1
I__318/O                                                          LocalMux                     309              4787   2623  FALL       1
I__323/I                                                          InMux                          0              4787   2623  FALL       1
I__323/O                                                          InMux                        217              5004   2623  FALL       1
r_Master_TX_DV_LC_2_9_4/in3                                       LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__748/I                                            ClkMux                         0              2073  RISE       1
I__748/O                                            ClkMux                       309              2381  RISE       1
r_Master_TX_DV_LC_2_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/lcout             LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       5
I__341/I                                                          LocalMux                       0              2921   1066  FALL       1
I__341/O                                                          LocalMux                     309              3230   1066  FALL       1
I__343/I                                                          InMux                          0              3230   1880  FALL       1
I__343/O                                                          InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_RNI4UJK_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__300/I                                                          Odrv4                          0              3735   2251  FALL       1
I__300/O                                                          Odrv4                        372              4107   2251  FALL       1
I__305/I                                                          Span4Mux_v                     0              4107   2623  FALL       1
I__305/O                                                          Span4Mux_v                   372              4478   2623  FALL       1
I__316/I                                                          LocalMux                       0              4478   2623  FALL       1
I__316/O                                                          LocalMux                     309              4787   2623  FALL       1
I__320/I                                                          InMux                          0              4787   2623  FALL       1
I__320/O                                                          InMux                        217              5004   2623  FALL       1
I__324/I                                                          CascadeMux                     0              5004   2623  FALL       1
I__324/O                                                          CascadeMux                     0              5004   2623  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/in2   LogicCell40_SEQ_MODE_1011      0              5004   2623  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/ce
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk
Hold Constraint  : 0p
Path slack       : 3486p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/lcout           LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       6
I__805/I                                                                            LocalMux                       0              2921   1880  FALL       1
I__805/O                                                                            LocalMux                     309              3230   1880  FALL       1
I__807/I                                                                            InMux                          0              3230   1880  FALL       1
I__807/O                                                                            InMux                        217              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNIB9T_2_2_LC_6_12_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3486  RISE       1
I__840/I                                                                            CascadeMux                     0              3714   3486  RISE       1
I__840/O                                                                            CascadeMux                     0              3714   3486  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNI9V0F_0_LC_6_12_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   3486  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_RNI9V0F_0_LC_6_12_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3486  FALL       1
I__777/I                                                                            Odrv4                          0              4065   3486  FALL       1
I__777/O                                                                            Odrv4                        372              4436   3486  FALL       1
I__778/I                                                                            Span4Mux_s1_v                  0              4436   3486  FALL       1
I__778/O                                                                            Span4Mux_s1_v                196              4633   3486  FALL       1
I__779/I                                                                            Span4Mux_v                     0              4633   3486  FALL       1
I__779/O                                                                            Span4Mux_v                   372              5004   3486  FALL       1
I__780/I                                                                            LocalMux                       0              5004   3486  FALL       1
I__780/O                                                                            LocalMux                     309              5313   3486  FALL       1
I__781/I                                                                            CEMux                          0              5313   3486  FALL       1
I__781/O                                                                            CEMux                        554              5867   3486  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/ce                LogicCell40_SEQ_MODE_1010      0              5867   3486  FALL       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__790/I                                                            InMux                          0              2341   +INF  FALL       1
I__790/O                                                            InMux                        217              2558   +INF  FALL       1
I__798/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__798/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  FALL       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  FALL       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       460               460   +INF  FALL       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__785/I                                                            Odrv4                          0               923   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1295   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1295   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1610   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1610   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              1982   +INF  FALL       1
I__788/I                                                            LocalMux                       0              1982   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2291   +INF  FALL       1
I__791/I                                                            InMux                          0              2291   +INF  FALL       1
I__791/O                                                            InMux                        217              2508   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/in1  LogicCell40_SEQ_MODE_1010      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__728/I                                                        SRMux                          0              3701   +INF  FALL       1
I__728/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_5_LC_1_10_5/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4009
---------------------------------------   ---- 
End-of-path arrival time (ps)             4009
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  FALL       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__129/I                                                        Odrv12                         0               923   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1463   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1463   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1912   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1912   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2283   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2283   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2487   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2487   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2795   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2795   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3013   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3013   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3574   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3574   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3574   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3574   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3651   +INF  FALL       1
I__728/I                                                        SRMux                          0              3651   +INF  FALL       1
I__728/O                                                        SRMux                        358              4009   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/sr  LogicCell40_SEQ_MODE_1011      0              4009   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__747/I                                                         ClkMux                         0              2073  RISE       1
I__747/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_2_LC_1_10_3/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/lcout
Path End         : o_SPI_Clk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__757/I                                                         ClkMux                         0              2073  RISE       1
I__757/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/lcout  LogicCell40_SEQ_MODE_1011    540              2921   +INF  RISE       1
I__769/I                                                           Odrv12                         0              2921   +INF  RISE       1
I__769/O                                                           Odrv12                       491              3412   +INF  RISE       1
I__770/I                                                           LocalMux                       0              3412   +INF  RISE       1
I__770/O                                                           LocalMux                     330              3742   +INF  RISE       1
I__771/I                                                           IoInMux                        0              3742   +INF  RISE       1
I__771/O                                                           IoInMux                      259              4001   +INF  RISE       1
o_SPI_Clk_obuf_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_SPI_Clk_obuf_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_SPI_Clk_obuf_iopad/DIN                                           IO_PAD                         0              6239   +INF  FALL       1
o_SPI_Clk_obuf_iopad/PACKAGEPIN:out                                IO_PAD                      2088              8327   +INF  FALL       1
o_SPI_Clk                                                          Light_Sensor_ALS               0              8327   +INF  FALL       1


++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_11_LC_5_14_5/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7082
-------------------------------------   ----- 
End-of-path arrival time (ps)           10003
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__530/I                                          LocalMux                       0              2921   +INF  RISE       1
I__530/O                                          LocalMux                     330              3251   +INF  RISE       1
I__532/I                                          InMux                          0              3251   +INF  RISE       1
I__532/O                                          InMux                        259              3510   +INF  RISE       1
I__533/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__533/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3868   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4065   +INF  RISE       1
I__424/I                                          InMux                          0              4065   +INF  RISE       1
I__424/O                                          InMux                        259              4324   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4324   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4612   +INF  FALL      14
I__381/I                                          Odrv12                         0              4612   +INF  FALL       1
I__381/O                                          Odrv12                       540              5152   +INF  FALL       1
I__387/I                                          LocalMux                       0              5152   +INF  FALL       1
I__387/O                                          LocalMux                     309              5460   +INF  FALL       1
I__398/I                                          IoInMux                        0              5460   +INF  FALL       1
I__398/O                                          IoInMux                      217              5678   +INF  FALL       1
o_Segment2_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5678   +INF  FALL       1
o_Segment2_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7915   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN                       IO_PAD                         0              7915   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10003   +INF  FALL       1
o_Segment2_G                                      Light_Sensor_ALS               0             10003   +INF  FALL       1


++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_11_LC_5_14_5/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_11_LC_5_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_11_LC_5_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__530/I                                          LocalMux                       0              2921   +INF  FALL       1
I__530/O                                          LocalMux                     309              3230   +INF  FALL       1
I__532/I                                          InMux                          0              3230   +INF  FALL       1
I__532/O                                          InMux                        217              3447   +INF  FALL       1
I__533/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__533/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3686   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3861   +INF  FALL       1
I__424/I                                          InMux                          0              3861   +INF  FALL       1
I__424/O                                          InMux                        217              4079   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4079   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4366   +INF  FALL      14
I__381/I                                          Odrv12                         0              4366   +INF  FALL       1
I__381/O                                          Odrv12                       540              4906   +INF  FALL       1
I__388/I                                          LocalMux                       0              4906   +INF  FALL       1
I__388/O                                          LocalMux                     309              5215   +INF  FALL       1
I__399/I                                          IoInMux                        0              5215   +INF  FALL       1
I__399/O                                          IoInMux                      217              5432   +INF  FALL       1
o_Segment2_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5432   +INF  FALL       1
o_Segment2_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7669   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN                       IO_PAD                         0              7669   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088              9757   +INF  FALL       1
o_Segment2_D                                      Light_Sensor_ALS               0              9757   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_8_LC_5_14_2/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_8_LC_5_14_2/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__565/I                                          Odrv4                          0              2921   +INF  RISE       1
I__565/O                                          Odrv4                        351              3272   +INF  RISE       1
I__567/I                                          LocalMux                       0              3272   +INF  RISE       1
I__567/O                                          LocalMux                     330              3602   +INF  RISE       1
I__568/I                                          InMux                          0              3602   +INF  RISE       1
I__568/O                                          InMux                        259              3861   +INF  RISE       1
I__569/I                                          CascadeMux                     0              3861   +INF  RISE       1
I__569/O                                          CascadeMux                     0              3861   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/in2        LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    231              4093   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              4093   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              4219   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4219   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4345   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4345   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4471   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4471   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4598   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4598   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4794   +INF  RISE       1
I__424/I                                          InMux                          0              4794   +INF  RISE       1
I__424/O                                          InMux                        259              5053   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5053   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5341   +INF  FALL      14
I__382/I                                          Odrv12                         0              5341   +INF  FALL       1
I__382/O                                          Odrv12                       540              5881   +INF  FALL       1
I__389/I                                          LocalMux                       0              5881   +INF  FALL       1
I__389/O                                          LocalMux                     309              6190   +INF  FALL       1
I__400/I                                          IoInMux                        0              6190   +INF  FALL       1
I__400/O                                          IoInMux                      217              6407   +INF  FALL       1
o_Segment1_G_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6407   +INF  FALL       1
o_Segment1_G_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8644   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN                       IO_PAD                         0              8644   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10732   +INF  FALL       1
o_Segment1_G                                      Light_Sensor_ALS               0             10732   +INF  FALL       1


++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_8_LC_5_14_2/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10445
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__767/I                                            ClkMux                         0              2073  RISE       1
I__767/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_8_LC_5_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_8_LC_5_14_2/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__565/I                                          Odrv4                          0              2921   +INF  FALL       1
I__565/O                                          Odrv4                        372              3293   +INF  FALL       1
I__567/I                                          LocalMux                       0              3293   +INF  FALL       1
I__567/O                                          LocalMux                     309              3602   +INF  FALL       1
I__568/I                                          InMux                          0              3602   +INF  FALL       1
I__568/O                                          InMux                        217              3819   +INF  FALL       1
I__569/I                                          CascadeMux                     0              3819   +INF  FALL       1
I__569/O                                          CascadeMux                     0              3819   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/in2        LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    133              3952   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3952   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              4058   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4058   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4163   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4163   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4268   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4268   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4373   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4373   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4548   +INF  FALL       1
I__424/I                                          InMux                          0              4548   +INF  FALL       1
I__424/O                                          InMux                        217              4766   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4766   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5053   +INF  FALL      14
I__382/I                                          Odrv12                         0              5053   +INF  FALL       1
I__382/O                                          Odrv12                       540              5593   +INF  FALL       1
I__390/I                                          LocalMux                       0              5593   +INF  FALL       1
I__390/O                                          LocalMux                     309              5902   +INF  FALL       1
I__401/I                                          IoInMux                        0              5902   +INF  FALL       1
I__401/O                                          IoInMux                      217              6120   +INF  FALL       1
o_Segment1_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6120   +INF  FALL       1
o_Segment1_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8357   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN                       IO_PAD                         0              8357   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10445   +INF  FALL       1
o_Segment1_F                                      Light_Sensor_ALS               0             10445   +INF  FALL       1


++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_7_LC_4_14_7/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_7_LC_4_14_7/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__496/I                                          LocalMux                       0              2921   +INF  RISE       1
I__496/O                                          LocalMux                     330              3251   +INF  RISE       1
I__498/I                                          InMux                          0              3251   +INF  RISE       1
I__498/O                                          InMux                        259              3510   +INF  RISE       1
I__499/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__499/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3868   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              3994   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              3994   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4121   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4121   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4247   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4247   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4373   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4373   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4570   +INF  RISE       1
I__424/I                                          InMux                          0              4570   +INF  RISE       1
I__424/O                                          InMux                        259              4829   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4829   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5117   +INF  FALL      14
I__383/I                                          Odrv4                          0              5117   +INF  FALL       1
I__383/O                                          Odrv4                        372              5488   +INF  FALL       1
I__391/I                                          Span4Mux_s2_v                  0              5488   +INF  FALL       1
I__391/O                                          Span4Mux_s2_v                252              5741   +INF  FALL       1
I__402/I                                          LocalMux                       0              5741   +INF  FALL       1
I__402/O                                          LocalMux                     309              6049   +INF  FALL       1
I__411/I                                          IoInMux                        0              6049   +INF  FALL       1
I__411/O                                          IoInMux                      217              6267   +INF  FALL       1
o_Segment2_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6267   +INF  FALL       1
o_Segment2_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8504   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN                       IO_PAD                         0              8504   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10592   +INF  FALL       1
o_Segment2_C                                      Light_Sensor_ALS               0             10592   +INF  FALL       1


++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_7_LC_4_14_7/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_7_LC_4_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_7_LC_4_14_7/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__496/I                                          LocalMux                       0              2921   +INF  FALL       1
I__496/O                                          LocalMux                     309              3230   +INF  FALL       1
I__498/I                                          InMux                          0              3230   +INF  FALL       1
I__498/O                                          InMux                        217              3447   +INF  FALL       1
I__499/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__499/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3686   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              3791   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              3791   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              3896   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              3896   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4001   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4001   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4107   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4107   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4282   +INF  FALL       1
I__424/I                                          InMux                          0              4282   +INF  FALL       1
I__424/O                                          InMux                        217              4499   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4499   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4787   +INF  FALL      14
I__384/I                                          Odrv4                          0              4787   +INF  FALL       1
I__384/O                                          Odrv4                        372              5159   +INF  FALL       1
I__392/I                                          Span4Mux_s0_v                  0              5159   +INF  FALL       1
I__392/O                                          Span4Mux_s0_v                189              5348   +INF  FALL       1
I__403/I                                          LocalMux                       0              5348   +INF  FALL       1
I__403/O                                          LocalMux                     309              5657   +INF  FALL       1
I__412/I                                          IoInMux                        0              5657   +INF  FALL       1
I__412/O                                          IoInMux                      217              5874   +INF  FALL       1
o_Segment2_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5874   +INF  FALL       1
o_Segment2_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8111   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN                       IO_PAD                         0              8111   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10199   +INF  FALL       1
o_Segment2_E                                      Light_Sensor_ALS               0             10199   +INF  FALL       1


++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_9_LC_4_14_6/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7874
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_9_LC_4_14_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__501/I                                          Odrv12                         0              2921   +INF  RISE       1
I__501/O                                          Odrv12                       491              3412   +INF  RISE       1
I__503/I                                          LocalMux                       0              3412   +INF  RISE       1
I__503/O                                          LocalMux                     330              3742   +INF  RISE       1
I__504/I                                          InMux                          0              3742   +INF  RISE       1
I__504/O                                          InMux                        259              4001   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/in1        LogicCell40_SEQ_MODE_0000      0              4001   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    259              4261   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4261   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4387   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4387   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4513   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4513   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4640   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4640   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4836   +INF  RISE       1
I__424/I                                          InMux                          0              4836   +INF  RISE       1
I__424/O                                          InMux                        259              5096   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5096   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5383   +INF  FALL      14
I__384/I                                          Odrv4                          0              5383   +INF  FALL       1
I__384/O                                          Odrv4                        372              5755   +INF  FALL       1
I__392/I                                          Span4Mux_s0_v                  0              5755   +INF  FALL       1
I__392/O                                          Span4Mux_s0_v                189              5944   +INF  FALL       1
I__404/I                                          LocalMux                       0              5944   +INF  FALL       1
I__404/O                                          LocalMux                     309              6253   +INF  FALL       1
I__413/I                                          IoInMux                        0              6253   +INF  FALL       1
I__413/O                                          IoInMux                      217              6470   +INF  FALL       1
o_Segment1_C_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6470   +INF  FALL       1
o_Segment1_C_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8707   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN                       IO_PAD                         0              8707   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10795   +INF  FALL       1
o_Segment1_C                                      Light_Sensor_ALS               0             10795   +INF  FALL       1


++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_9_LC_4_14_6/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_9_LC_4_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_9_LC_4_14_6/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__501/I                                          Odrv12                         0              2921   +INF  FALL       1
I__501/O                                          Odrv12                       540              3461   +INF  FALL       1
I__503/I                                          LocalMux                       0              3461   +INF  FALL       1
I__503/O                                          LocalMux                     309              3770   +INF  FALL       1
I__504/I                                          InMux                          0              3770   +INF  FALL       1
I__504/O                                          InMux                        217              3987   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/in1        LogicCell40_SEQ_MODE_0000      0              3987   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    245              4233   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4233   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4338   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4338   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4443   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4443   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4548   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4548   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4724   +INF  FALL       1
I__424/I                                          InMux                          0              4724   +INF  FALL       1
I__424/O                                          InMux                        217              4941   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4941   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5229   +INF  FALL      14
I__384/I                                          Odrv4                          0              5229   +INF  FALL       1
I__384/O                                          Odrv4                        372              5601   +INF  FALL       1
I__393/I                                          Span4Mux_s0_v                  0              5601   +INF  FALL       1
I__393/O                                          Span4Mux_s0_v                189              5790   +INF  FALL       1
I__405/I                                          IoSpan4Mux                     0              5790   +INF  FALL       1
I__405/O                                          IoSpan4Mux                   323              6112   +INF  FALL       1
I__414/I                                          LocalMux                       0              6112   +INF  FALL       1
I__414/O                                          LocalMux                     309              6421   +INF  FALL       1
I__421/I                                          IoInMux                        0              6421   +INF  FALL       1
I__421/O                                          IoInMux                      217              6638   +INF  FALL       1
o_Segment2_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6638   +INF  FALL       1
o_Segment2_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8876   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN                       IO_PAD                         0              8876   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10964   +INF  FALL       1
o_Segment2_A                                      Light_Sensor_ALS               0             10964   +INF  FALL       1


++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_10_LC_4_14_5/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10515
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_10_LC_4_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__360/I                                          LocalMux                       0              2921   +INF  RISE       1
I__360/O                                          LocalMux                     330              3251   +INF  RISE       1
I__362/I                                          InMux                          0              3251   +INF  RISE       1
I__362/O                                          InMux                        259              3510   +INF  RISE       1
I__363/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__363/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3868   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              3994   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3994   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4191   +INF  RISE       1
I__424/I                                          InMux                          0              4191   +INF  RISE       1
I__424/O                                          InMux                        259              4450   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4450   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4738   +INF  FALL      14
I__385/I                                          Odrv4                          0              4738   +INF  FALL       1
I__385/O                                          Odrv4                        372              5110   +INF  FALL       1
I__394/I                                          Span4Mux_s3_h                  0              5110   +INF  FALL       1
I__394/O                                          Span4Mux_s3_h                231              5341   +INF  FALL       1
I__406/I                                          IoSpan4Mux                     0              5341   +INF  FALL       1
I__406/O                                          IoSpan4Mux                   323              5664   +INF  FALL       1
I__415/I                                          LocalMux                       0              5664   +INF  FALL       1
I__415/O                                          LocalMux                     309              5972   +INF  FALL       1
I__422/I                                          IoInMux                        0              5972   +INF  FALL       1
I__422/O                                          IoInMux                      217              6190   +INF  FALL       1
o_Segment1_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6190   +INF  FALL       1
o_Segment1_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8427   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN                       IO_PAD                         0              8427   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10515   +INF  FALL       1
o_Segment1_B                                      Light_Sensor_ALS               0             10515   +INF  FALL       1


++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_10_LC_4_14_5/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_10_LC_4_14_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_10_LC_4_14_5/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__360/I                                          LocalMux                       0              2921   +INF  FALL       1
I__360/O                                          LocalMux                     309              3230   +INF  FALL       1
I__362/I                                          InMux                          0              3230   +INF  FALL       1
I__362/O                                          InMux                        217              3447   +INF  FALL       1
I__363/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__363/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              3686   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              3791   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              3791   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              3966   +INF  FALL       1
I__424/I                                          InMux                          0              3966   +INF  FALL       1
I__424/O                                          InMux                        217              4184   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4184   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4471   +INF  FALL      14
I__385/I                                          Odrv4                          0              4471   +INF  FALL       1
I__385/O                                          Odrv4                        372              4843   +INF  FALL       1
I__394/I                                          Span4Mux_s3_h                  0              4843   +INF  FALL       1
I__394/O                                          Span4Mux_s3_h                231              5074   +INF  FALL       1
I__406/I                                          IoSpan4Mux                     0              5074   +INF  FALL       1
I__406/O                                          IoSpan4Mux                   323              5397   +INF  FALL       1
I__416/I                                          LocalMux                       0              5397   +INF  FALL       1
I__416/O                                          LocalMux                     309              5706   +INF  FALL       1
I__423/I                                          IoInMux                        0              5706   +INF  FALL       1
I__423/O                                          IoInMux                      217              5923   +INF  FALL       1
o_Segment1_A_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5923   +INF  FALL       1
o_Segment1_A_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8160   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN                       IO_PAD                         0              8160   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10248   +INF  FALL       1
o_Segment1_A                                      Light_Sensor_ALS               0             10248   +INF  FALL       1


++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_5_LC_4_14_4/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        8253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_5_LC_4_14_4/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__365/I                                          Odrv4                          0              2921   +INF  RISE       1
I__365/O                                          Odrv4                        351              3272   +INF  RISE       1
I__367/I                                          LocalMux                       0              3272   +INF  RISE       1
I__367/O                                          LocalMux                     330              3602   +INF  RISE       1
I__368/I                                          InMux                          0              3602   +INF  RISE       1
I__368/O                                          InMux                        259              3861   +INF  RISE       1
I__369/I                                          CascadeMux                     0              3861   +INF  RISE       1
I__369/O                                          CascadeMux                     0              3861   +INF  RISE       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/in2        LogicCell40_SEQ_MODE_0000      0              3861   +INF  RISE       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/carryout   LogicCell40_SEQ_MODE_0000    231              4093   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              4093   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    126              4219   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              4219   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    126              4345   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              4345   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    126              4471   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              4471   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              4598   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4598   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4724   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4724   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4850   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4850   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4976   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4976   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              5173   +INF  RISE       1
I__424/I                                          InMux                          0              5173   +INF  RISE       1
I__424/O                                          InMux                        259              5432   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5432   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5720   +INF  FALL      14
I__385/I                                          Odrv4                          0              5720   +INF  FALL       1
I__385/O                                          Odrv4                        372              6091   +INF  FALL       1
I__395/I                                          Span4Mux_s3_h                  0              6091   +INF  FALL       1
I__395/O                                          Span4Mux_s3_h                231              6323   +INF  FALL       1
I__407/I                                          LocalMux                       0              6323   +INF  FALL       1
I__407/O                                          LocalMux                     309              6631   +INF  FALL       1
I__417/I                                          IoInMux                        0              6631   +INF  FALL       1
I__417/O                                          IoInMux                      217              6849   +INF  FALL       1
o_Segment2_F_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6849   +INF  FALL       1
o_Segment2_F_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              9086   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN                       IO_PAD                         0              9086   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             11174   +INF  FALL       1
o_Segment2_F                                      Light_Sensor_ALS               0             11174   +INF  FALL       1


++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_5_LC_4_14_4/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_5_LC_4_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_5_LC_4_14_4/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__365/I                                          Odrv4                          0              2921   +INF  FALL       1
I__365/O                                          Odrv4                        372              3293   +INF  FALL       1
I__367/I                                          LocalMux                       0              3293   +INF  FALL       1
I__367/O                                          LocalMux                     309              3602   +INF  FALL       1
I__368/I                                          InMux                          0              3602   +INF  FALL       1
I__368/O                                          InMux                        217              3819   +INF  FALL       1
I__369/I                                          CascadeMux                     0              3819   +INF  FALL       1
I__369/O                                          CascadeMux                     0              3819   +INF  FALL       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/in2        LogicCell40_SEQ_MODE_0000      0              3819   +INF  FALL       1
un1_w_led_enable_cry_0_c_inv_LC_4_13_0/carryout   LogicCell40_SEQ_MODE_0000    133              3952   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryin    LogicCell40_SEQ_MODE_0000      0              3952   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    105              4058   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              4058   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    105              4163   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              4163   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    105              4268   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              4268   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              4373   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4373   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4478   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4478   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4584   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4584   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4689   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4689   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4864   +INF  FALL       1
I__424/I                                          InMux                          0              4864   +INF  FALL       1
I__424/O                                          InMux                        217              5082   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              5082   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5369   +INF  FALL      14
I__386/I                                          Odrv4                          0              5369   +INF  FALL       1
I__386/O                                          Odrv4                        372              5741   +INF  FALL       1
I__396/I                                          Span4Mux_s2_v                  0              5741   +INF  FALL       1
I__396/O                                          Span4Mux_s2_v                252              5993   +INF  FALL       1
I__408/I                                          LocalMux                       0              5993   +INF  FALL       1
I__408/O                                          LocalMux                     309              6302   +INF  FALL       1
I__418/I                                          IoInMux                        0              6302   +INF  FALL       1
I__418/O                                          IoInMux                      217              6519   +INF  FALL       1
o_Segment2_B_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6519   +INF  FALL       1
o_Segment2_B_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8757   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN                       IO_PAD                         0              8757   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10845   +INF  FALL       1
o_Segment2_B                                      Light_Sensor_ALS               0             10845   +INF  FALL       1


++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_6_LC_4_14_3/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7797
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_6_LC_4_14_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__371/I                                          LocalMux                       0              2921   +INF  RISE       1
I__371/O                                          LocalMux                     330              3251   +INF  RISE       1
I__373/I                                          InMux                          0              3251   +INF  RISE       1
I__373/O                                          InMux                        259              3510   +INF  RISE       1
I__374/I                                          CascadeMux                     0              3510   +INF  RISE       1
I__374/O                                          CascadeMux                     0              3510   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in2        LogicCell40_SEQ_MODE_0000      0              3510   +INF  RISE       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    231              3742   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              3742   +INF  RISE       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    126              3868   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3868   +INF  RISE       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    126              3994   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3994   +INF  RISE       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    126              4121   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              4121   +INF  RISE       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    126              4247   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4247   +INF  RISE       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    126              4373   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4373   +INF  RISE       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    126              4499   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4499   +INF  RISE       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             196              4696   +INF  RISE       1
I__424/I                                          InMux                          0              4696   +INF  RISE       1
I__424/O                                          InMux                        259              4955   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4955   +INF  RISE       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              5243   +INF  FALL      14
I__386/I                                          Odrv4                          0              5243   +INF  FALL       1
I__386/O                                          Odrv4                        372              5615   +INF  FALL       1
I__397/I                                          Span4Mux_s2_v                  0              5615   +INF  FALL       1
I__397/O                                          Span4Mux_s2_v                252              5867   +INF  FALL       1
I__409/I                                          LocalMux                       0              5867   +INF  FALL       1
I__409/O                                          LocalMux                     309              6176   +INF  FALL       1
I__419/I                                          IoInMux                        0              6176   +INF  FALL       1
I__419/O                                          IoInMux                      217              6393   +INF  FALL       1
o_Segment1_D_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6393   +INF  FALL       1
o_Segment1_D_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8630   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN                       IO_PAD                         0              8630   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10718   +INF  FALL       1
o_Segment1_D                                      Light_Sensor_ALS               0             10718   +INF  FALL       1


++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_ADC_Word_6_LC_4_14_3/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2381
+ Clock To Q                              540
+ Data Path Delay                        7447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__764/I                                            ClkMux                         0              2073  RISE       1
I__764/O                                            ClkMux                       309              2381  RISE       1
r_ADC_Word_6_LC_4_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_ADC_Word_6_LC_4_14_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       2
I__371/I                                          LocalMux                       0              2921   +INF  FALL       1
I__371/O                                          LocalMux                     309              3230   +INF  FALL       1
I__373/I                                          InMux                          0              3230   +INF  FALL       1
I__373/O                                          InMux                        217              3447   +INF  FALL       1
I__374/I                                          CascadeMux                     0              3447   +INF  FALL       1
I__374/O                                          CascadeMux                     0              3447   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/in2        LogicCell40_SEQ_MODE_0000      0              3447   +INF  FALL       1
un1_w_led_enable_cry_1_c_inv_LC_4_13_1/carryout   LogicCell40_SEQ_MODE_0000    133              3581   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryin    LogicCell40_SEQ_MODE_0000      0              3581   +INF  FALL       1
un1_w_led_enable_cry_2_c_inv_LC_4_13_2/carryout   LogicCell40_SEQ_MODE_0000    105              3686   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryin    LogicCell40_SEQ_MODE_0000      0              3686   +INF  FALL       1
un1_w_led_enable_cry_3_c_inv_LC_4_13_3/carryout   LogicCell40_SEQ_MODE_0000    105              3791   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryin    LogicCell40_SEQ_MODE_0000      0              3791   +INF  FALL       1
un1_w_led_enable_cry_4_c_inv_LC_4_13_4/carryout   LogicCell40_SEQ_MODE_0000    105              3896   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryin    LogicCell40_SEQ_MODE_0000      0              3896   +INF  FALL       1
un1_w_led_enable_cry_5_c_inv_LC_4_13_5/carryout   LogicCell40_SEQ_MODE_0000    105              4001   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryin    LogicCell40_SEQ_MODE_0000      0              4001   +INF  FALL       1
un1_w_led_enable_cry_6_c_inv_LC_4_13_6/carryout   LogicCell40_SEQ_MODE_0000    105              4107   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryin    LogicCell40_SEQ_MODE_0000      0              4107   +INF  FALL       1
un1_w_led_enable_cry_7_c_inv_LC_4_13_7/carryout   LogicCell40_SEQ_MODE_0000    105              4212   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitin                    ICE_CARRY_IN_MUX               0              4212   +INF  FALL       1
IN_MUX_bfv_4_14_0_/carryinitout                   ICE_CARRY_IN_MUX             175              4387   +INF  FALL       1
I__424/I                                          InMux                          0              4387   +INF  FALL       1
I__424/O                                          InMux                        217              4605   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              4605   +INF  FALL       1
un1_w_led_enable_cry_7_c_RNI9E0A_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              4892   +INF  FALL      14
I__386/I                                          Odrv4                          0              4892   +INF  FALL       1
I__386/O                                          Odrv4                        372              5264   +INF  FALL       1
I__397/I                                          Span4Mux_s2_v                  0              5264   +INF  FALL       1
I__397/O                                          Span4Mux_s2_v                252              5516   +INF  FALL       1
I__410/I                                          LocalMux                       0              5516   +INF  FALL       1
I__410/O                                          LocalMux                     309              5825   +INF  FALL       1
I__420/I                                          IoInMux                        0              5825   +INF  FALL       1
I__420/O                                          IoInMux                      217              6042   +INF  FALL       1
o_Segment1_E_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6042   +INF  FALL       1
o_Segment1_E_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8280   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN                       IO_PAD                         0              8280   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             10368   +INF  FALL       1
o_Segment1_E                                      Light_Sensor_ALS               0             10368   +INF  FALL       1


++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout
Path End         : o_SPI_CS_n
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/lcout  LogicCell40_SEQ_MODE_1011    540              2921   +INF  RISE       6
I__483/I                                            Odrv12                         0              2921   +INF  RISE       1
I__483/O                                            Odrv12                       491              3412   +INF  RISE       1
I__489/I                                            Span12Mux_s2_h                 0              3412   +INF  RISE       1
I__489/O                                            Span12Mux_s2_h               161              3574   +INF  RISE       1
I__493/I                                            LocalMux                       0              3574   +INF  RISE       1
I__493/O                                            LocalMux                     330              3903   +INF  RISE       1
I__494/I                                            IoInMux                        0              3903   +INF  RISE       1
I__494/O                                            IoInMux                      259              4163   +INF  RISE       1
o_SPI_CS_n_obuf_preio/DOUT0                         PRE_IO_PIN_TYPE_011001         0              4163   +INF  RISE       1
o_SPI_CS_n_obuf_preio/PADOUT                        PRE_IO_PIN_TYPE_011001      2237              6400   +INF  FALL       1
o_SPI_CS_n_obuf_iopad/DIN                           IO_PAD                         0              6400   +INF  FALL       1
o_SPI_CS_n_obuf_iopad/PACKAGEPIN:out                IO_PAD                      2088              8488   +INF  FALL       1
o_SPI_CS_n                                          Light_Sensor_ALS               0              8488   +INF  FALL       1


++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__729/I                                                                SRMux                          0              3701   +INF  FALL       1
I__729/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__749/I                                                                 ClkMux                         0              2073  RISE       1
I__749/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_4_LC_4_8_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__730/I                                                        SRMux                          0              3701   +INF  FALL       1
I__730/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__750/I                                                         ClkMux                         0              2073  RISE       1
I__750/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_3_LC_1_11_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__731/I                                                        SRMux                          0              3701   +INF  FALL       1
I__731/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_4_LC_2_10_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__731/I                                                        SRMux                          0              3701   +INF  FALL       1
I__731/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_1_LC_2_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__731/I                                                        SRMux                          0              3701   +INF  FALL       1
I__731/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__751/I                                                         ClkMux                         0              2073  RISE       1
I__751/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_0_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__732/I                                                        SRMux                          0              3701   +INF  FALL       1
I__732/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__752/I                                                         ClkMux                         0              2073  RISE       1
I__752/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_Inactive_Count_6_LC_2_11_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                           GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                           SRMux                          0              3701   +INF  FALL       1
I__733/O                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__753/I                                            ClkMux                         0              2073  RISE       1
I__753/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_1_LC_4_9_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                                                SRMux                          0              3701   +INF  FALL       1
I__733/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_3_LC_4_9_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                                                SRMux                          0              3701   +INF  FALL       1
I__733/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_2_LC_4_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__733/I                                                                SRMux                          0              3701   +INF  FALL       1
I__733/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__753/I                                                                 ClkMux                         0              2073  RISE       1
I__753/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_1_LC_4_9_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__734/I                                                        SRMux                          0              3701   +INF  FALL       1
I__734/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__754/I                                                         ClkMux                         0              2073  RISE       1
I__754/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_LC_6_8_6/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                               Odrv12                         0               973   +INF  FALL       1
I__129/O                                               Odrv12                       540              1513   +INF  FALL       1
I__130/I                                               Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                               Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                               Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                               Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                               Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                               Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                               LocalMux                       0              2537   +INF  FALL       1
I__133/O                                               LocalMux                     309              2845   +INF  FALL       1
I__134/I                                               IoInMux                        0              2845   +INF  FALL       1
I__134/O                                               IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                               GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                               GlobalMux                     77              3701   +INF  FALL       1
I__735/I                                               SRMux                          0              3701   +INF  FALL       1
I__735/O                                               SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_1_LC_4_10_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                            Odrv12                         0               973   +INF  FALL       1
I__129/O                                            Odrv12                       540              1513   +INF  FALL       1
I__130/I                                            Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                            Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                            Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                            Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                            Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                            Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                            LocalMux                       0              2537   +INF  FALL       1
I__133/O                                            LocalMux                     309              2845   +INF  FALL       1
I__134/I                                            IoInMux                        0              2845   +INF  FALL       1
I__134/O                                            IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT         ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                            gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                            gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                            GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                            GlobalMux                     77              3701   +INF  FALL       1
I__735/I                                            SRMux                          0              3701   +INF  FALL       1
I__735/O                                            SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                             gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                             gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                             GlobalMux                      0              1918  RISE       1
I__746/O                                             GlobalMux                    154              2073  RISE       1
I__755/I                                             ClkMux                         0              2073  RISE       1
I__755/O                                             ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_SM_CS_0_LC_4_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                               Odrv12                         0               973   +INF  FALL       1
I__129/O                                               Odrv12                       540              1513   +INF  FALL       1
I__130/I                                               Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                               Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                               Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                               Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                               Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                               Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                               LocalMux                       0              2537   +INF  FALL       1
I__133/O                                               LocalMux                     309              2845   +INF  FALL       1
I__134/I                                               IoInMux                        0              2845   +INF  FALL       1
I__134/O                                               IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                               GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                               GlobalMux                     77              3701   +INF  FALL       1
I__735/I                                               SRMux                          0              3701   +INF  FALL       1
I__735/O                                               SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                GlobalMux                    154              2073  RISE       1
I__755/I                                                ClkMux                         0              2073  RISE       1
I__755/O                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_TX_Count_0_LC_4_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__736/I                                                                SRMux                          0              3701   +INF  FALL       1
I__736/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Edges_0_LC_5_9_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__736/I                                                                SRMux                          0              3701   +INF  FALL       1
I__736/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__756/I                                                                 ClkMux                         0              2073  RISE       1
I__756/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_2_LC_5_9_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                      Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                        Odrv12                         0               973   +INF  FALL       1
I__129/O                                                        Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                        Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                        Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                        Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                        Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                        Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                        Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                        LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                        LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                        IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                        IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER               ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                     ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                        gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                        GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                        GlobalMux                     77              3701   +INF  FALL       1
I__737/I                                                        SRMux                          0              3701   +INF  FALL       1
I__737/O                                                        SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                         model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                            Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                         gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                         gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                         GlobalMux                      0              1918  RISE       1
I__746/O                                                         GlobalMux                    154              2073  RISE       1
I__757/I                                                         ClkMux                         0              2073  RISE       1
I__757/O                                                         ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_SPI_Clk_LC_7_8_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                           GlobalMux                     77              3701   +INF  FALL       1
I__738/I                                           SRMux                          0              3701   +INF  FALL       1
I__738/O                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/sr    LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                            GlobalMux                      0              1918  RISE       1
I__746/O                                            GlobalMux                    154              2073  RISE       1
I__759/I                                            ClkMux                         0              2073  RISE       1
I__759/O                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.r_CS_n_LC_4_11_2/clk    LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                               Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                 Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                 Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                 Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                 Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                 LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                 LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                 IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                 IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                              ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                 GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                 GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                                 SRMux                          0              3701   +INF  FALL       1
I__739/O                                                                 SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__760/I                                                                  ClkMux                         0              2073  RISE       1
I__760/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_1_LC_5_10_5/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                                SRMux                          0              3701   +INF  FALL       1
I__739/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__760/I                                                                 ClkMux                         0              2073  RISE       1
I__760/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_0_LC_5_10_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                        Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                         IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                  IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                          Odrv12                         0               973   +INF  FALL       1
I__129/O                                                          Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                          Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                          Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                          Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                          Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                          Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                          Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                          LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                          LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                          IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                          IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                 ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                       ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                          gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                          gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                          GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                          GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                          SRMux                          0              3701   +INF  FALL       1
I__739/O                                                          SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                           model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                              Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                           gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                           gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                           GlobalMux                      0              1918  RISE       1
I__746/O                                                           GlobalMux                    154              2073  RISE       1
I__760/I                                                           ClkMux                         0              2073  RISE       1
I__760/O                                                           ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_TX_Ready_LC_5_10_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                              IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                       IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                               Odrv12                         0               973   +INF  FALL       1
I__129/O                                                               Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                               Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                               Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                               Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                               Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                               Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                               Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                               LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                               LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                               IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                               IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                      ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                            ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                               gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                               GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                               GlobalMux                     77              3701   +INF  FALL       1
I__739/I                                                               SRMux                          0              3701   +INF  FALL       1
I__739/O                                                               SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                   Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                             IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                      PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                           PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                GlobalMux                      0              1918  RISE       1
I__746/O                                                                GlobalMux                    154              2073  RISE       1
I__760/I                                                                ClkMux                         0              2073  RISE       1
I__760/O                                                                ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_Trailing_Edge_LC_5_10_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                               Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                 Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                 Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                 Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                 Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                 LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                 LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                 IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                 IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                              ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                 GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                 GlobalMux                     77              3701   +INF  FALL       1
I__740/I                                                                 SRMux                          0              3701   +INF  FALL       1
I__740/O                                                                 SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_0_LC_6_10_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                               Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                 Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                 Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                 Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                 Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                 Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                 Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                 Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                 Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                 LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                 LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                 IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                 IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                              ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                 gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                 GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                 GlobalMux                     77              3701   +INF  FALL       1
I__740/I                                                                 SRMux                          0              3701   +INF  FALL       1
I__740/O                                                                 SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                     Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                               IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                        PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                             PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                  gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                  GlobalMux                      0              1918  RISE       1
I__746/O                                                                  GlobalMux                    154              2073  RISE       1
I__761/I                                                                  ClkMux                         0              2073  RISE       1
I__761/O                                                                  ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_SPI_Clk_Count_3_LC_6_10_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_1_LC_5_12_4/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_2_LC_5_12_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                         Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                           Odrv12                         0               973   +INF  FALL       1
I__129/O                                                           Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                           Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                           Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                           Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                           Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                           Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                           Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                           LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                           LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                           IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                           IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                           gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                           GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                           GlobalMux                     77              3701   +INF  FALL       1
I__741/I                                                           SRMux                          0              3701   +INF  FALL       1
I__741/O                                                           SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__742/I                                                                SRMux                          0              3701   +INF  FALL       1
I__742/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_1_LC_6_11_4/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                              Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                        IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                                Odrv12                         0               973   +INF  FALL       1
I__129/O                                                                Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                                Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                                Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                                Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                                Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                                Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                                Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                                LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                                LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                                IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                                IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                             ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                                gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                                GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                                GlobalMux                     77              3701   +INF  FALL       1
I__742/I                                                                SRMux                          0              3701   +INF  FALL       1
I__742/O                                                                SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/sr  LogicCell40_SEQ_MODE_1011      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                                 model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                    Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                     IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                              IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                       PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                            PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                                 gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                                 GlobalMux                      0              1918  RISE       1
I__746/O                                                                 GlobalMux                    154              2073  RISE       1
I__763/I                                                                 ClkMux                         0              2073  RISE       1
I__763/O                                                                 ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.r_RX_Bit_Count_2_LC_6_11_1/clk  LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                     Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                       Odrv12                         0               973   +INF  FALL       1
I__129/O                                                       Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                       Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                       Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                       Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                       Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                       Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                       Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                       LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                       LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                       IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                       IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                       gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                       gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                       GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                       GlobalMux                     77              3701   +INF  FALL       1
I__743/I                                                       SRMux                          0              3701   +INF  FALL       1
I__743/O                                                       SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                           Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                     IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER              PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                   PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                        gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                        gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                        GlobalMux                      0              1918  RISE       1
I__746/O                                                        GlobalMux                    154              2073  RISE       1
I__765/I                                                        ClkMux                         0              2073  RISE       1
I__765/O                                                        ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_DV_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/sr
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4059
---------------------------------------   ---- 
End-of-path arrival time (ps)             4059
 
Data path
pin name                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                                                            Light_Sensor_ALS               0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_gb_io_iopad/DOUT                                      IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/PADIN                                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_gb_io_preio/DIN0                                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__129/I                                                              Odrv12                         0               973   +INF  FALL       1
I__129/O                                                              Odrv12                       540              1513   +INF  FALL       1
I__130/I                                                              Sp12to4                        0              1513   +INF  FALL       1
I__130/O                                                              Sp12to4                      449              1962   +INF  FALL       1
I__131/I                                                              Span4Mux_v                     0              1962   +INF  FALL       1
I__131/O                                                              Span4Mux_v                   372              2333   +INF  FALL       1
I__132/I                                                              Span4Mux_s2_h                  0              2333   +INF  FALL       1
I__132/O                                                              Span4Mux_s2_h                203              2537   +INF  FALL       1
I__133/I                                                              LocalMux                       0              2537   +INF  FALL       1
I__133/O                                                              LocalMux                     309              2845   +INF  FALL       1
I__134/I                                                              IoInMux                        0              2845   +INF  FALL       1
I__134/O                                                              IoInMux                      217              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                         0              3063   +INF  FALL       1
i_Switch_1_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                           ICE_GB                       561              3624   +INF  FALL      37
I__726/I                                                              gio2CtrlBuf                    0              3624   +INF  FALL       1
I__726/O                                                              gio2CtrlBuf                    0              3624   +INF  FALL       1
I__727/I                                                              GlobalMux                      0              3624   +INF  FALL       1
I__727/O                                                              GlobalMux                     77              3701   +INF  FALL       1
I__744/I                                                              SRMux                          0              3701   +INF  FALL       1
I__744/O                                                              SRMux                        358              4059   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/sr  LogicCell40_SEQ_MODE_1010      0              4059   +INF  FALL       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/in0
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                             Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                    IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                             IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                               Odrv4                          0               973   +INF  FALL       1
I__785/O                                                               Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                               Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                               Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                               Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                               Span4Mux_v                   372              2032   +INF  FALL       1
I__789/I                                                               LocalMux                       0              2032   +INF  FALL       1
I__789/O                                                               LocalMux                     309              2341   +INF  FALL       1
I__797/I                                                               InMux                          0              2341   +INF  FALL       1
I__797/O                                                               InMux                        217              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/in0  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                                  Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                   IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                            IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                     PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                          PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                               gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                               gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                               GlobalMux                      0              1918  RISE       1
I__746/O                                                               GlobalMux                    154              2073  RISE       1
I__768/I                                                               ClkMux                         0              2073  RISE       1
I__768/O                                                               ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_er_0_LC_6_13_1/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__792/I                                                            InMux                          0              2341   +INF  FALL       1
I__792/O                                                            InMux                        217              2558   +INF  FALL       1
I__799/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__799/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_3_LC_5_12_2/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__793/I                                                            InMux                          0              2341   +INF  FALL       1
I__793/O                                                            InMux                        217              2558   +INF  FALL       1
I__800/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__800/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_4_LC_5_12_0/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in2
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__794/I                                                            InMux                          0              2341   +INF  FALL       1
I__794/O                                                            InMux                        217              2558   +INF  FALL       1
I__801/I                                                            CascadeMux                     0              2558   +INF  FALL       1
I__801/O                                                            CascadeMux                     0              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/in2  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_5_LC_5_12_6/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__795/I                                                            InMux                          0              2341   +INF  FALL       1
I__795/O                                                            InMux                        217              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/in1  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_6_LC_5_12_7/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_SPI_MISO
Path End         : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in1
Capture Clock    : SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_SPI_MISO                                                          Light_Sensor_ALS               0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                         0                 0   +INF  RISE       1
i_SPI_MISO_ibuf_iopad/DOUT                                          IO_PAD                       510               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_SPI_MISO_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__785/I                                                            Odrv4                          0               973   +INF  FALL       1
I__785/O                                                            Odrv4                        372              1345   +INF  FALL       1
I__786/I                                                            Span4Mux_h                     0              1345   +INF  FALL       1
I__786/O                                                            Span4Mux_h                   316              1660   +INF  FALL       1
I__787/I                                                            Span4Mux_v                     0              1660   +INF  FALL       1
I__787/O                                                            Span4Mux_v                   372              2032   +INF  FALL       1
I__788/I                                                            LocalMux                       0              2032   +INF  FALL       1
I__788/O                                                            LocalMux                     309              2341   +INF  FALL       1
I__796/I                                                            InMux                          0              2341   +INF  FALL       1
I__796/O                                                            InMux                        217              2558   +INF  FALL       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/in1  LogicCell40_SEQ_MODE_1010      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                                               Light_Sensor_ALS               0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                       PRE_IO_GBUF                 1408              1918  RISE       1
I__745/I                                                            gio2CtrlBuf                    0              1918  RISE       1
I__745/O                                                            gio2CtrlBuf                    0              1918  RISE       1
I__746/I                                                            GlobalMux                      0              1918  RISE       1
I__746/O                                                            GlobalMux                    154              2073  RISE       1
I__762/I                                                            ClkMux                         0              2073  RISE       1
I__762/O                                                            ClkMux                       309              2381  RISE       1
SPI_Master_With_Single_CS_1.SPI_Master_1.o_RX_Byte_7_LC_5_12_3/clk  LogicCell40_SEQ_MODE_1010      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

