Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Roham/Desktop/Pipeline_mips/TB_isim_beh.exe -prj C:/Users/Roham/Desktop/Pipeline_mips/TB_beh.prj work.TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/SL2.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/signextend.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Reg_M.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Reg_IF.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Reg_ID.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Reg_EX.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/regfile.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Program_counter.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Mux3to1.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Mux2to1.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Ins_mem.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Hazard_Unit.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Data_mem.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Control.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/ALU_control.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/ALU.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/Adder.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/MIPS.v" into library work
Analyzing Verilog file "C:/Users/Roham/Desktop/Pipeline_mips/TB.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Mux2to1(WIDTH=32)
Compiling module Program_counter
Compiling module Ins_mem
Compiling module Adder
Compiling module Reg_IF
Compiling module regfile
Compiling module Control
Compiling module ALU_control
Compiling module signextend
Compiling module SL2
Compiling module Reg_ID
Compiling module Mux2to1(WIDTH=5)
Compiling module Mux3to1(WIDTH=32)
Compiling module ALU
Compiling module Reg_EX
Compiling module Data_mem
Compiling module Reg_M
Compiling module Hazard_Unit
Compiling module MIPS
Compiling module TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/Roham/Desktop/Pipeline_mips/TB_isim_beh.exe
Fuse Memory Usage: 29240 KB
Fuse CPU Usage: 593 ms
