Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  3 22:10:56 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.659        0.000                      0                44957        0.030        0.000                      0                44957        3.000        0.000                       0                 16021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clock100            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_fix  {0.000 25.000}     50.000          20.000          
  clock12           {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock100                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_fix                                                                                                                                                   47.845        0.000                       0                     3  
  clock12                15.659        0.000                      0                44664        0.030        0.000                      0                44664       40.417        0.000                       0                 16017  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock12            clock12                 33.754        0.000                      0                  293        0.469        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock100
  To Clock:  clock100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_fix
  To Clock:  clkfbout_clk_fix

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_fix
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_fix/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       15.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.659ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.356ns  (logic 19.804ns (29.402%)  route 47.552ns (70.598%))
  Logic Levels:           70  (CARRY4=21 DSP48E1=2 LUT2=4 LUT3=2 LUT4=8 LUT5=12 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 81.819 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.624    -0.916    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X57Y89         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/Q
                         net (fo=3, routed)           1.525     1.065    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr_reg[29]_0[13]
    SLICE_X55Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.189 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_3/O
                         net (fo=7, routed)           0.801     1.990    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.150     2.140 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.307    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.633 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.632    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.493    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.647 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.189    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.516 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.652    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.180    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.565 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.679 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.679    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.790    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.914 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.919    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.043 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.427    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.579 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.751    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.109 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.068    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.394 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    18.986    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.110 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.538    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.662 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.849    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.973 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.973    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.185 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.185    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.279 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.768    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.084 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.233    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.357 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.317    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.441 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.934    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.058 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.281    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.317 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.319    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.837 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.980    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.104 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.756    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.880    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.393 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.393    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.510 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.510    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.627    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.744 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.744    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.059 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.708    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.015 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.823    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.947 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.951    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.075 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.435    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.588 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.721    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.052 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.052    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.428    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.545 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.545    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.662 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.662    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.779 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.815    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.163 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.915 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.779    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.074 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.665    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.783 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.559 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.025    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.149 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.124    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.248 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.129    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.253 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.253    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.766 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.883 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.883    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.117 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.336 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.655    54.991    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X57Y38         LUT4 (Prop_lut4_I3_O)        0.295    55.286 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    55.286    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.818 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.818    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.131 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[3]
                         net (fo=35, routed)          1.327    57.458    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/O[3]
    SLICE_X66Y37         LUT4 (Prop_lut4_I3_O)        0.335    57.793 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/O
                         net (fo=2, routed)           0.914    58.707    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.331    59.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[0]_i_5/O
                         net (fo=1, routed)           1.001    60.039    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[0]
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124    60.163 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[0]_i_2/O
                         net (fo=3, routed)           1.761    61.924    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[0]_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    62.048 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[24]_i_7/O
                         net (fo=2, routed)           0.983    63.031    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/b4_dataOut__0[0]
    SLICE_X49Y83         LUT2 (Prop_lut2_I1_O)        0.124    63.155 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext[0]_i_14/O
                         net (fo=1, routed)           0.573    63.729    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/TopLevel/lut_dat_3[0]
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.124    63.853 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext[0]_i_12/O
                         net (fo=1, routed)           0.294    64.147    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/wbs_dat_o_user[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I2_O)        0.124    64.271 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext[0]_i_9/O
                         net (fo=1, routed)           0.638    64.909    chip_core/soc/core/RAM128/mprj_dat_i_core[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    65.033 r  chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO_regNext[0]_i_5/O
                         net (fo=1, routed)           0.450    65.483    chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO_regNext[0]_i_5_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124    65.607 r  chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO_regNext[0]_i_2/O
                         net (fo=2, routed)           0.833    66.440    chip_core/soc/core/VexRiscv/dBusWishbone_DAT_MISO[0]
    SLICE_X50Y86         FDRE                                         r  chip_core/soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.506    81.819    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X50Y86         FDRE                                         r  chip_core/soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]/C
                         clock pessimism              0.487    82.307    
                         clock uncertainty           -0.176    82.130    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)       -0.031    82.099    chip_core/soc/core/VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]
  -------------------------------------------------------------------
                         required time                         82.099    
                         arrival time                         -66.440    
  -------------------------------------------------------------------
                         slack                                 15.659    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/dbg_uart_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.258ns  (logic 19.928ns (29.629%)  route 47.330ns (70.371%))
  Logic Levels:           71  (CARRY4=21 DSP48E1=2 LUT2=4 LUT3=2 LUT4=9 LUT5=12 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.624    -0.916    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X57Y89         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/Q
                         net (fo=3, routed)           1.525     1.065    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr_reg[29]_0[13]
    SLICE_X55Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.189 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_3/O
                         net (fo=7, routed)           0.801     1.990    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.150     2.140 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.307    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.633 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.632    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.493    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.647 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.189    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.516 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.652    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.180    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.565 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.679 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.679    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.790    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.914 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.919    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.043 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.427    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.579 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.751    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.109 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.068    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.394 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    18.986    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.110 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.538    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.662 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.849    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.973 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.973    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.185 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.185    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.279 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.768    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.084 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.233    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.357 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.317    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.441 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.934    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.058 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.281    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.317 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.319    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.837 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.980    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.104 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.756    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.880    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.393 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.393    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.510 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.510    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.627    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.744 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.744    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.059 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.708    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.015 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.823    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.947 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.951    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.075 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.435    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.588 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.721    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.052 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.052    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.428    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.545 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.545    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.662 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.662    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.779 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.815    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.163 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.915 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.779    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.074 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.665    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.783 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.559 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.025    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.149 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.124    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.248 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.129    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.253 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.253    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.766 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.883 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.883    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.117 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.336 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.655    54.991    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X57Y38         LUT4 (Prop_lut4_I3_O)        0.295    55.286 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    55.286    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.818 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.818    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.131 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[3]
                         net (fo=35, routed)          1.327    57.458    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/O[3]
    SLICE_X66Y37         LUT4 (Prop_lut4_I3_O)        0.335    57.793 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/O
                         net (fo=2, routed)           0.914    58.707    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.331    59.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[0]_i_5/O
                         net (fo=1, routed)           1.001    60.039    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[0]
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124    60.163 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[0]_i_2/O
                         net (fo=3, routed)           1.761    61.924    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[0]_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    62.048 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[24]_i_7/O
                         net (fo=2, routed)           0.983    63.031    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/b4_dataOut__0[0]
    SLICE_X49Y83         LUT2 (Prop_lut2_I1_O)        0.124    63.155 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext[0]_i_14/O
                         net (fo=1, routed)           0.573    63.729    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/TopLevel/lut_dat_3[0]
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.124    63.853 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext[0]_i_12/O
                         net (fo=1, routed)           0.294    64.147    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/wbs_dat_o_user[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I2_O)        0.124    64.271 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext[0]_i_9/O
                         net (fo=1, routed)           0.638    64.909    chip_core/soc/core/RAM128/mprj_dat_i_core[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.124    65.033 r  chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO_regNext[0]_i_5/O
                         net (fo=1, routed)           0.450    65.483    chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO_regNext[0]_i_5_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124    65.607 r  chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO_regNext[0]_i_2/O
                         net (fo=2, routed)           0.612    66.218    chip_core/soc/core/RAM128/dBusWishbone_DAT_MISO[0]
    SLICE_X48Y90         LUT4 (Prop_lut4_I0_O)        0.124    66.342 r  chip_core/soc/core/RAM128/dbg_uart_data[0]_i_1/O
                         net (fo=1, routed)           0.000    66.342    chip_core/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[0]
    SLICE_X48Y90         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.511    81.824    chip_core/soc/core/clk_out1
    SLICE_X48Y90         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[0]/C
                         clock pessimism              0.487    82.312    
                         clock uncertainty           -0.176    82.135    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.032    82.167    chip_core/soc/core/dbg_uart_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.167    
                         arrival time                         -66.342    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.630ns  (logic 20.873ns (31.327%)  route 45.757ns (68.673%))
  Logic Levels:           72  (CARRY4=23 DSP48E1=2 LUT2=4 LUT3=2 LUT4=9 LUT5=11 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 81.805 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.784 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.018 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.018    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.135 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.135    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.354 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.655    55.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X57Y38         LUT4 (Prop_lut4_I3_O)        0.295    55.304 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    55.304    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.836    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.149 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[3]
                         net (fo=35, routed)          1.327    57.476    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/O[3]
    SLICE_X66Y37         LUT4 (Prop_lut4_I3_O)        0.335    57.811 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/O
                         net (fo=2, routed)           0.753    58.564    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I1_O)        0.331    58.895 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_22/O
                         net (fo=6, routed)           1.115    60.010    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124    60.134 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_4/O
                         net (fo=1, routed)           0.000    60.134    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.647 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    60.647    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    60.886 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[2]
                         net (fo=1, routed)           0.428    61.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[6]
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.301    61.616 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[29]_i_5/O
                         net (fo=1, routed)           0.896    62.512    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[13]
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124    62.636 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_2/O
                         net (fo=1, routed)           0.752    63.388    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_2_n_0
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.124    63.512 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_1/O
                         net (fo=3, routed)           0.725    64.237    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_1_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.124    64.361 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_11/O
                         net (fo=1, routed)           0.493    64.855    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]_3
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    64.979 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_5/O
                         net (fo=1, routed)           0.619    65.598    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_5_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    65.722 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_1/O
                         net (fo=1, routed)           0.000    65.722    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[29]
    SLICE_X55Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.492    81.805    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X55Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/C
                         clock pessimism              0.487    82.293    
                         clock uncertainty           -0.176    82.116    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.031    82.147    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]
  -------------------------------------------------------------------
                         required time                         82.147    
                         arrival time                         -65.722    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.575ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.481ns  (logic 20.462ns (30.779%)  route 46.019ns (69.221%))
  Logic Levels:           69  (CARRY4=21 DSP48E1=2 LUT2=3 LUT3=2 LUT4=7 LUT5=13 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 81.805 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.784 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/O[3]
                         net (fo=2, routed)           0.604    54.820    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_25_11[7]
    SLICE_X57Y36         LUT5 (Prop_lut5_I4_O)        0.307    55.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_59/O
                         net (fo=1, routed)           0.000    55.127    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_59_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.528 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.528    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_29_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.750 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_30/O[0]
                         net (fo=29, routed)          1.254    57.003    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_0[8]
    SLICE_X66Y37         LUT4 (Prop_lut4_I3_O)        0.323    57.326 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_21/O
                         net (fo=4, routed)           0.545    57.871    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[10]_i_12_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    58.575 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.575    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[10]_i_8_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_8/O[1]
                         net (fo=1, routed)           0.504    59.402    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[14]_i_6[2]
    SLICE_X67Y38         LUT5 (Prop_lut5_I0_O)        0.306    59.708 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[14]_i_8/O
                         net (fo=1, routed)           0.643    60.351    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_3
    SLICE_X67Y38         LUT6 (Prop_lut6_I0_O)        0.124    60.475 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_6/O
                         net (fo=1, routed)           0.992    61.468    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[22]_0[6]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.124    61.592 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[14]_i_3/O
                         net (fo=1, routed)           0.577    62.169    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[14]_i_3_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.124    62.293 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[14]_i_1/O
                         net (fo=4, routed)           1.768    64.060    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_5[8]
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124    64.184 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_9/O
                         net (fo=1, routed)           0.551    64.735    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]_3
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    64.859 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_5/O
                         net (fo=1, routed)           0.589    65.448    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_5_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124    65.572 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[30]_i_1/O
                         net (fo=1, routed)           0.000    65.572    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[30]
    SLICE_X53Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.492    81.805    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X53Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/C
                         clock pessimism              0.487    82.293    
                         clock uncertainty           -0.176    82.116    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.031    82.147    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]
  -------------------------------------------------------------------
                         required time                         82.147    
                         arrival time                         -65.572    
  -------------------------------------------------------------------
                         slack                                 16.575    

Slack (MET) :             16.587ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.519ns  (logic 20.962ns (31.513%)  route 45.557ns (68.487%))
  Logic Levels:           72  (CARRY4=23 DSP48E1=2 LUT2=4 LUT3=2 LUT4=9 LUT5=11 LUT6=19 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 81.805 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.784 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.018 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.018    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.135 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.135    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.354 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.655    55.009    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X57Y38         LUT4 (Prop_lut4_I3_O)        0.295    55.304 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    55.304    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.836    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.149 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[3]
                         net (fo=35, routed)          1.327    57.476    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/O[3]
    SLICE_X66Y37         LUT4 (Prop_lut4_I3_O)        0.335    57.811 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/O
                         net (fo=2, routed)           0.753    58.564    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I1_O)        0.331    58.895 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_22/O
                         net (fo=6, routed)           1.115    60.010    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124    60.134 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_4/O
                         net (fo=1, routed)           0.000    60.134    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.647 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    60.647    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.970 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[1]
                         net (fo=1, routed)           0.488    61.459    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[5]
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.306    61.765 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[28]_i_5/O
                         net (fo=1, routed)           1.053    62.818    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[12]
    SLICE_X57Y63         LUT6 (Prop_lut6_I1_O)        0.124    62.942 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_2/O
                         net (fo=1, routed)           0.336    63.278    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_2_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I0_O)        0.124    63.402 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_1/O
                         net (fo=3, routed)           0.604    64.005    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_1_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124    64.129 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_10/O
                         net (fo=1, routed)           0.665    64.795    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    64.919 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_5/O
                         net (fo=1, routed)           0.568    65.487    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_5_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.124    65.611 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[28]_i_1/O
                         net (fo=1, routed)           0.000    65.611    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[28]
    SLICE_X58Y74         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.492    81.805    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X58Y74         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/C
                         clock pessimism              0.487    82.293    
                         clock uncertainty           -0.176    82.116    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)        0.081    82.197    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]
  -------------------------------------------------------------------
                         required time                         82.197    
                         arrival time                         -65.611    
  -------------------------------------------------------------------
                         slack                                 16.587    

Slack (MET) :             16.703ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.349ns  (logic 20.003ns (30.148%)  route 46.346ns (69.852%))
  Logic Levels:           67  (CARRY4=19 DSP48E1=2 LUT2=3 LUT3=3 LUT4=9 LUT5=11 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 81.803 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    53.879 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/O[3]
                         net (fo=2, routed)           0.604    54.483    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[3]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.307    54.790 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_55/O
                         net (fo=1, routed)           0.000    54.790    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_55_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.191 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.191    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[4]_i_6[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.413 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_34/O[0]
                         net (fo=23, routed)          1.319    56.732    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_0[0]
    SLICE_X66Y35         LUT4 (Prop_lut4_I3_O)        0.299    57.031 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=6, routed)           0.000    57.031    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_12_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.407    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_7_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.730 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.811    58.541    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[6]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.334    58.875 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    59.370    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_7_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.326    59.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_5/O
                         net (fo=1, routed)           1.172    60.868    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[6]
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.992 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_2/O
                         net (fo=1, routed)           0.451    61.444    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_2_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124    61.568 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_1/O
                         net (fo=3, routed)           1.935    63.503    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_1_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I3_O)        0.124    63.627 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_7/O
                         net (fo=1, routed)           0.628    64.255    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg_reg[14]
    SLICE_X61Y70         LUT6 (Prop_lut6_I3_O)        0.124    64.379 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_2__1/O
                         net (fo=4, routed)           0.938    65.317    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]_2
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    65.441 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[22]_i_1/O
                         net (fo=1, routed)           0.000    65.441    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[22]
    SLICE_X53Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.490    81.803    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X53Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/C
                         clock pessimism              0.487    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)        0.029    82.143    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]
  -------------------------------------------------------------------
                         required time                         82.143    
                         arrival time                         -65.441    
  -------------------------------------------------------------------
                         slack                                 16.703    

Slack (MET) :             16.705ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.349ns  (logic 20.854ns (31.431%)  route 45.495ns (68.569%))
  Logic Levels:           69  (CARRY4=22 DSP48E1=2 LUT2=3 LUT3=3 LUT4=7 LUT5=12 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 81.805 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.784 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.018 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.018    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.237 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/O[0]
                         net (fo=2, routed)           0.596    54.833    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_25_11[8]
    SLICE_X57Y37         LUT5 (Prop_lut5_I4_O)        0.295    55.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_66/O
                         net (fo=1, routed)           0.000    55.128    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_66_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.660 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.660    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_20[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.994 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[1]
                         net (fo=31, routed)          1.411    57.405    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53_0[1]
    SLICE_X66Y36         LUT4 (Prop_lut4_I3_O)        0.332    57.737 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[14]_i_17/O
                         net (fo=4, routed)           0.610    58.346    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_16_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.844    59.190 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    59.190    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[19]_i_8_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.409 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[22]_i_10/O[0]
                         net (fo=1, routed)           1.155    60.565    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[21]
    SLICE_X65Y35         LUT3 (Prop_lut3_I1_O)        0.323    60.888 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[21]_i_8/O
                         net (fo=1, routed)           0.303    61.191    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[21]_i_8_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.326    61.517 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[21]_i_6/O
                         net (fo=1, routed)           0.864    62.381    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[22]_0[13]
    SLICE_X53Y34         LUT6 (Prop_lut6_I2_O)        0.124    62.505 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[21]_i_3/O
                         net (fo=1, routed)           0.435    62.940    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[21]_i_3_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I2_O)        0.124    63.064 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[21]_i_1/O
                         net (fo=3, routed)           1.678    64.742    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[21]_i_1_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124    64.866 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_3/O
                         net (fo=2, routed)           0.450    65.317    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]_1
    SLICE_X55Y71         LUT6 (Prop_lut6_I4_O)        0.124    65.441 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[21]_i_1/O
                         net (fo=1, routed)           0.000    65.441    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[21]
    SLICE_X55Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.492    81.805    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X55Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]/C
                         clock pessimism              0.487    82.293    
                         clock uncertainty           -0.176    82.116    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.029    82.145    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[21]
  -------------------------------------------------------------------
                         required time                         82.145    
                         arrival time                         -65.441    
  -------------------------------------------------------------------
                         slack                                 16.705    

Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.373ns  (logic 20.029ns (30.176%)  route 46.344ns (69.824%))
  Logic Levels:           67  (CARRY4=19 DSP48E1=2 LUT2=3 LUT3=4 LUT4=9 LUT5=11 LUT6=17 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 81.803 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    53.879 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/O[3]
                         net (fo=2, routed)           0.604    54.483    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[3]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.307    54.790 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_55/O
                         net (fo=1, routed)           0.000    54.790    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_55_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.191 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.191    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[4]_i_6[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.413 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_34/O[0]
                         net (fo=23, routed)          1.319    56.732    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_0[0]
    SLICE_X66Y35         LUT4 (Prop_lut4_I3_O)        0.299    57.031 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=6, routed)           0.000    57.031    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_12_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.407    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_7_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.730 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.811    58.541    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[6]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.334    58.875 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    59.370    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_7_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.326    59.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_5/O
                         net (fo=1, routed)           1.172    60.868    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[6]
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.992 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_2/O
                         net (fo=1, routed)           0.451    61.444    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_2_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124    61.568 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_1/O
                         net (fo=3, routed)           1.935    63.503    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_1_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I3_O)        0.124    63.627 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_7/O
                         net (fo=1, routed)           0.628    64.255    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg_reg[14]
    SLICE_X61Y70         LUT6 (Prop_lut6_I3_O)        0.124    64.379 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_2__1/O
                         net (fo=4, routed)           0.936    65.315    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]_2
    SLICE_X53Y72         LUT3 (Prop_lut3_I1_O)        0.150    65.465 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000    65.465    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[6]
    SLICE_X53Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.490    81.803    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X53Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[6]/C
                         clock pessimism              0.487    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)        0.075    82.189    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.189    
                         arrival time                         -65.465    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.231ns  (logic 19.680ns (29.714%)  route 46.551ns (70.286%))
  Logic Levels:           69  (CARRY4=21 DSP48E1=2 LUT2=4 LUT3=2 LUT4=8 LUT5=12 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 81.814 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.624    -0.916    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X57Y89         FDRE                                         r  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  chip_core/soc/core/VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[18]/Q
                         net (fo=3, routed)           1.525     1.065    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr_reg[29]_0[13]
    SLICE_X55Y93         LUT5 (Prop_lut5_I3_O)        0.124     1.189 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_3/O
                         net (fo=7, routed)           0.801     1.990    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X51Y93         LUT4 (Prop_lut4_I1_O)        0.150     2.140 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.307    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.633 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.632    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.756 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.493    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.647 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.189    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.516 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.652    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.180    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.565 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.679 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.679    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.790    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.914 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.919    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.043 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.427    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.579 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.751    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.109 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.068    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.394 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    18.986    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.110 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.538    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.662 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.849    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.973 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.973    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.185 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.185    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.279 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.768    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.084 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.233    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.357 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.317    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.441 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.934    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.058 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.281    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.317 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.319    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.837 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.980    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.104 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.756    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.880 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.880    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.393 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.393    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.510 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.510    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.627    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.744 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.744    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.059 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.708    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.015 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.823    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.947 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.951    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.075 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.435    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.588 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.721    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.052 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.052    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.428    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.545 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.545    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.662 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.662    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.779 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.087    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.204 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.815    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.163 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.915 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.779    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.074 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.665    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.783 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.559 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.025    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.149 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.124    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.248 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.129    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.253 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.253    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.766 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    53.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.883 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    53.883    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_19_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.117 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9/CO[3]
                         net (fo=1, routed)           0.000    54.117    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_9_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.336 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_4/O[0]
                         net (fo=2, routed)           0.655    54.991    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[16]
    SLICE_X57Y38         LUT4 (Prop_lut4_I3_O)        0.295    55.286 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    55.286    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.818 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.818    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    56.131 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O[3]
                         net (fo=35, routed)          1.327    57.458    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/O[3]
    SLICE_X66Y37         LUT4 (Prop_lut4_I3_O)        0.335    57.793 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/O
                         net (fo=2, routed)           0.753    58.546    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I1_O)        0.331    58.877 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_22/O
                         net (fo=6, routed)           1.026    59.903    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_0
    SLICE_X67Y34         LUT5 (Prop_lut5_I4_O)        0.124    60.027 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[8]_i_6/O
                         net (fo=1, routed)           1.004    61.031    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[22]_0[1]
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.155 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[8]_i_3/O
                         net (fo=1, routed)           0.720    61.875    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[8]_i_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    61.999 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[8]_i_1/O
                         net (fo=4, routed)           1.795    63.794    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_5[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    63.918 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[24]_i_10/O
                         net (fo=1, routed)           0.551    64.469    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[24]_2
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.124    64.593 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[24]_i_5/O
                         net (fo=1, routed)           0.598    65.191    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[24]_i_5_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    65.315 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[24]_i_1/O
                         net (fo=1, routed)           0.000    65.315    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[24]
    SLICE_X49Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.501    81.814    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X49Y71         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[24]/C
                         clock pessimism              0.487    82.302    
                         clock uncertainty           -0.176    82.125    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.031    82.156    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[24]
  -------------------------------------------------------------------
                         required time                         82.156    
                         arrival time                         -65.315    
  -------------------------------------------------------------------
                         slack                                 16.841    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        66.197ns  (logic 20.003ns (30.217%)  route 46.194ns (69.783%))
  Logic Levels:           67  (CARRY4=19 DSP48E1=2 LUT2=3 LUT3=3 LUT4=10 LUT5=11 LUT6=17 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 81.803 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.631    -0.909    chip_core/soc/core/clk_out1
    SLICE_X51Y91         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=261, routed)         1.220     0.730    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_rep__1
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.299     1.029 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[0]_i_5/O
                         net (fo=7, routed)           0.976     2.005    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[17]
    SLICE_X51Y93         LUT4 (Prop_lut4_I2_O)        0.152     2.157 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13/O
                         net (fo=1, routed)           1.167     3.324    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_13_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.326     3.650 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5/O
                         net (fo=9, routed)           0.999     4.649    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_5_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.773 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/address_reg[15]_i_4/O
                         net (fo=116, routed)         1.737     6.511    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[16]_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.154     6.665 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672/O
                         net (fo=128, routed)         2.542     9.207    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_672_n_0
    SLICE_X17Y40         LUT5 (Prop_lut5_I3_O)        0.327     9.534 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822/O
                         net (fo=2, routed)           1.136    10.670    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1822_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486/O
                         net (fo=1, routed)           0.404    11.198    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1486_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.583 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000    11.583    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_1098_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    11.697    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_698_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_378/CO[3]
                         net (fo=1, routed)           0.996    12.807    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f24/result2
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.124    12.931 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184/O
                         net (fo=1, routed)           1.006    13.937    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_184_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.061 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_72/O
                         net (fo=13, routed)          1.384    15.445    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[23]_55
    SLICE_X47Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.597 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91/O
                         net (fo=5, routed)           1.172    16.769    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_91_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.358    17.127 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35/O
                         net (fo=2, routed)           0.959    18.086    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_35_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.326    18.412 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63/O
                         net (fo=1, routed)           0.592    19.004    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_63_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.128 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24/O
                         net (fo=1, routed)           0.428    19.556    chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_24_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.680 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][31]_i_7__3/O
                         net (fo=661, routed)         2.187    21.867    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][0]_i_2__7_1
    SLICE_X73Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.991 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7/O
                         net (fo=1, routed)           0.000    21.991    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory[31][28]_i_7__7_n_0
    SLICE_X73Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    22.203 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1/O
                         net (fo=1, routed)           0.000    22.203    chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_4__1_n_0
    SLICE_X73Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    22.297 r  chip_core/mprj/TopLevel/LUT/M_Unit_3/memory_reg[31][28]_i_2__6/O
                         net (fo=4, routed)           1.489    23.786    chip_core/mprj/TopLevel/LUT/lut_arb/memory__95[28]
    SLICE_X56Y59         LUT6 (Prop_lut6_I5_O)        0.316    24.102 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14/O
                         net (fo=1, routed)           1.148    25.250    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_14_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.374 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10/O
                         net (fo=5, routed)           0.960    26.334    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_10_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    26.458 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64/O
                         net (fo=1, routed)           0.493    26.952    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_64_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.076 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.223    28.298    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.334 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.336    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    33.854 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=33, routed)          1.143    34.998    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    35.122 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42/O
                         net (fo=1, routed)           0.947    36.069    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_42_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.193 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.581    36.774    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124    36.898 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    36.898    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.528    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.645 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.645    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.762 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.762    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.077 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O[3]
                         net (fo=2, routed)           0.649    38.726    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[19]
    SLICE_X59Y36         LUT4 (Prop_lut4_I1_O)        0.307    39.033 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37/O
                         net (fo=1, routed)           0.808    39.841    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_37_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    39.965 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           1.004    40.968    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Zero0
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.124    41.092 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_10/O
                         net (fo=42, routed)          1.361    42.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_carry__0_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.153    42.606 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_12/O
                         net (fo=6, routed)           1.133    43.739    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[7]_i_44
    SLICE_X54Y37         LUT5 (Prop_lut5_I3_O)        0.331    44.070 r  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry_i_5/O
                         net (fo=1, routed)           0.000    44.070    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[3]
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.446 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.563 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.563    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.680 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.680    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.797 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         1.308    46.105    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.117    46.222 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_11/O
                         net (fo=4, routed)           0.610    46.832    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[1]
    SLICE_X58Y40         LUT2 (Prop_lut2_I1_O)        0.348    47.180 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    47.180    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[1]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    47.713    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.932 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=34, routed)          0.865    48.797    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.295    49.092 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_66/O
                         net (fo=2, routed)           0.591    49.683    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_50
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.118    49.801 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_46/O
                         net (fo=3, routed)           0.449    50.250    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[7]_i_50
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.326    50.576 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95/O
                         net (fo=1, routed)           0.466    51.042    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_95_n_0
    SLICE_X60Y39         LUT3 (Prop_lut3_I2_O)        0.124    51.166 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90/O
                         net (fo=2, routed)           0.976    52.142    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_90_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    52.266 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_87/O
                         net (fo=2, routed)           0.881    53.147    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Mantissa_shifted[0]
    SLICE_X56Y34         LUT2 (Prop_lut2_I0_O)        0.124    53.271 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.271    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    53.879 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/O[3]
                         net (fo=2, routed)           0.604    54.483    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub_complement[3]
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.307    54.790 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_55/O
                         net (fo=1, routed)           0.000    54.790    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_55_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.191 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.191    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[4]_i_6[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.413 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_34/O[0]
                         net (fo=23, routed)          1.319    56.732    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_0[0]
    SLICE_X66Y35         LUT4 (Prop_lut4_I3_O)        0.299    57.031 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[18]_i_19/O
                         net (fo=6, routed)           0.000    57.031    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_12_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.407    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_7_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.730 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.811    58.541    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[6]
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.334    58.875 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    59.370    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_7_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.326    59.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[6]_i_5/O
                         net (fo=1, routed)           1.172    60.868    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[6]
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.992 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_2/O
                         net (fo=1, routed)           0.451    61.444    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_2_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124    61.568 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_1/O
                         net (fo=3, routed)           1.935    63.503    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[6]_i_1_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I3_O)        0.124    63.627 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_7/O
                         net (fo=1, routed)           0.628    64.255    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg_reg[14]
    SLICE_X61Y70         LUT6 (Prop_lut6_I3_O)        0.124    64.379 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_2__1/O
                         net (fo=4, routed)           0.786    65.164    chip_core/mprj/TopLevel/DMA/u_s2mm/o_wb_data_reg[6]
    SLICE_X53Y72         LUT4 (Prop_lut4_I0_O)        0.124    65.288 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000    65.288    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]_1[5]
    SLICE_X53Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.490    81.803    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X53Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]/C
                         clock pessimism              0.487    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)        0.031    82.145    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[14]
  -------------------------------------------------------------------
                         required time                         82.145    
                         arrival time                         -65.288    
  -------------------------------------------------------------------
                         slack                                 16.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.209%)  route 0.200ns (51.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X51Y108        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg[15]/Q
                         net (fo=1, routed)           0.200    -0.265    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg_n_0_[15]
    SLICE_X52Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_payload_value_mantissa[7]
    SLICE_X52Y108        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X52Y108        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[7]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y108        FDRE (Hold_fdre_C_D)         0.092    -0.250    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[7]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 chip_core/soc/core/spi_master_miso_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/spi_master_miso_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.351%)  route 0.223ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.560    -0.604    chip_core/soc/core/clk_out1
    SLICE_X50Y100        FDRE                                         r  chip_core/soc/core/spi_master_miso_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  chip_core/soc/core/spi_master_miso_data_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.217    chip_core/soc/core/spi_master_miso_data[7]
    SLICE_X44Y99         FDRE                                         r  chip_core/soc/core/spi_master_miso_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.839    -0.834    chip_core/soc/core/clk_out1
    SLICE_X44Y99         FDRE                                         r  chip_core/soc/core/spi_master_miso_reg[7]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.076    -0.249    chip_core/soc/core/spi_master_miso_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.498%)  route 0.206ns (52.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.554    -0.610    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X52Y72         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[5]/Q
                         net (fo=3, routed)           0.206    -0.264    chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[47]_1[5]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[13]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.219    chip_core/mprj/TopLevel/DMA/u_rxgears/p_1_in__0[13]
    SLICE_X51Y73         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.820    -0.853    chip_core/mprj/TopLevel/DMA/u_rxgears/clk_out1
    SLICE_X51Y73         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[13]/C
                         clock pessimism              0.504    -0.349    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.092    -0.257    chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_phy_tx_phase_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_tx_phase_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.573    -0.591    chip_core/soc/core/clk_out1
    SLICE_X29Y99         FDSE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  chip_core/soc/core/uart_phy_tx_phase_reg[9]/Q
                         net (fo=2, routed)           0.067    -0.383    chip_core/soc/core/uart_phy_tx_phase[9]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.236 r  chip_core/soc/core/uart_phy_tx_phase_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.236    chip_core/soc/core/uart_phy_tx_phase_reg[11]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.182 r  chip_core/soc/core/uart_phy_tx_phase_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    chip_core/soc/core/uart_phy_tx_phase0[12]
    SLICE_X29Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/clk_out1
    SLICE_X29Y100        FDRE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[12]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    chip_core/soc/core/uart_phy_tx_phase_reg[12]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/read_s0_rData_roundMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/decode_load_rData_roundMode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.089%)  route 0.239ns (62.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.569    -0.595    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X69Y98         FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/read_s0_rData_roundMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/read_s0_rData_roundMode_reg[1]/Q
                         net (fo=7, routed)           0.239    -0.215    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/read_s0_rData_roundMode[1]
    SLICE_X69Y102        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/decode_load_rData_roundMode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.835    -0.838    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X69Y102        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/decode_load_rData_roundMode_reg[1]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y102        FDRE (Hold_fdre_C_D)         0.066    -0.263    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/decode_load_rData_roundMode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.563    -0.601    chip_core/soc/core/VexRiscv/dataCache_1/clk_out1
    SLICE_X63Y83         FDRE                                         r  chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[17]/Q
                         net (fo=2, routed)           0.117    -0.343    chip_core/soc/core/VexRiscv/dataCache_1/Q[15]
    RAMB18_X1Y32         RAMB18E1                                     r  chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.872    -0.801    chip_core/soc/core/VexRiscv/dataCache_1/clk_out1
    RAMB18_X1Y32         RAMB18E1                                     r  chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155    -0.392    chip_core/soc/core/VexRiscv/dataCache_1/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/writeback_input_payload_value_mantissa_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.745%)  route 0.121ns (46.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.562    -0.602    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X63Y106        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/writeback_input_payload_value_mantissa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/writeback_input_payload_value_mantissa_reg[4]/Q
                         net (fo=3, routed)           0.121    -0.340    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/_zz_rf_ram_port[4]
    RAMB18_X1Y42         RAMB18E1                                     r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.875    -0.798    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    RAMB18_X1Y42         RAMB18E1                                     r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155    -0.389    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_phy_tx_phase_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_tx_phase_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.573    -0.591    chip_core/soc/core/clk_out1
    SLICE_X29Y99         FDSE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  chip_core/soc/core/uart_phy_tx_phase_reg[9]/Q
                         net (fo=2, routed)           0.067    -0.383    chip_core/soc/core/uart_phy_tx_phase[9]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.236 r  chip_core/soc/core/uart_phy_tx_phase_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.236    chip_core/soc/core/uart_phy_tx_phase_reg[11]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.171 r  chip_core/soc/core/uart_phy_tx_phase_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.171    chip_core/soc/core/uart_phy_tx_phase0[14]
    SLICE_X29Y100        FDSE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/clk_out1
    SLICE_X29Y100        FDSE                                         r  chip_core/soc/core/uart_phy_tx_phase_reg[14]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X29Y100        FDSE (Hold_fdse_C_D)         0.105    -0.222    chip_core/soc/core/uart_phy_tx_phase_reg[14]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.213ns (49.641%)  route 0.216ns (50.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X50Y107        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg[10]/Q
                         net (fo=1, routed)           0.216    -0.226    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output_reg_n_0_[10]
    SLICE_X52Y108        LUT3 (Prop_lut3_I2_O)        0.049    -0.177 r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_payload_value_mantissa[2]
    SLICE_X52Y108        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/clk_out1
    SLICE_X52Y108        FDRE                                         r  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[2]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y108        FDRE (Hold_fdre_C_D)         0.107    -0.235    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/load_s1_output_rData_value_mantissa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X28Y102        FDRE                                         r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.267    -0.189    chip_core/soc/core/storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y103        RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.836    -0.837    chip_core/soc/core/storage_reg_0_15_0_5/WCLK
    SLICE_X30Y103        RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.252    chip_core/soc/core/storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X2Y43      chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X2Y42      chip_core/soc/core/VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y42     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y42     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y42     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y42     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y43     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X2Y43     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y17     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y28     chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y99     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y99     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y99     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r2_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y99     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r2_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X80Y99     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_writes_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X80Y99     chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_writes_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X46Y71     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X46Y71     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X46Y71     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X46Y71     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y101    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y101    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y101    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y101    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y102    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y102    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r3_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y102    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y102    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r4_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y103    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r5_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X70Y103    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r5_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       33.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.754ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        7.226ns  (logic 0.459ns (6.352%)  route 6.767ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.767    47.970    chip_core/housekeeping/Q[0]
    SLICE_X52Y99         FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.505    81.818    chip_core/housekeeping/clk_out1
    SLICE_X52Y99         FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[5]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X52Y99         FDCE (Recov_fdce_C_CLR)     -0.405    81.724    chip_core/housekeeping/wbbd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         81.724    
                         arrival time                         -47.970    
  -------------------------------------------------------------------
                         slack                                 33.754    

Slack (MET) :             33.833ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_busy_reg/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        7.132ns  (logic 0.459ns (6.436%)  route 6.673ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 81.810 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.673    47.876    chip_core/housekeeping/Q[0]
    SLICE_X44Y107        FDCE                                         f  chip_core/housekeeping/wbbd_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.498    81.810    chip_core/housekeeping/clk_out1
    SLICE_X44Y107        FDCE                                         r  chip_core/housekeeping/wbbd_busy_reg/C
                         clock pessimism              0.480    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X44Y107        FDCE (Recov_fdce_C_CLR)     -0.405    81.709    chip_core/housekeeping/wbbd_busy_reg
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -47.876    
  -------------------------------------------------------------------
                         slack                                 33.833    

Slack (MET) :             33.833ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_write_reg/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        7.132ns  (logic 0.459ns (6.436%)  route 6.673ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 81.810 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.673    47.876    chip_core/housekeeping/Q[0]
    SLICE_X44Y107        FDCE                                         f  chip_core/housekeeping/wbbd_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.498    81.810    chip_core/housekeeping/clk_out1
    SLICE_X44Y107        FDCE                                         r  chip_core/housekeeping/wbbd_write_reg/C
                         clock pessimism              0.480    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X44Y107        FDCE (Recov_fdce_C_CLR)     -0.405    81.709    chip_core/housekeeping/wbbd_write_reg
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -47.876    
  -------------------------------------------------------------------
                         slack                                 33.833    

Slack (MET) :             33.893ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        7.087ns  (logic 0.459ns (6.476%)  route 6.628ns (93.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.628    47.831    chip_core/housekeeping/Q[0]
    SLICE_X52Y98         FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.505    81.818    chip_core/housekeeping/clk_out1
    SLICE_X52Y98         FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[3]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.724    chip_core/housekeeping/wbbd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         81.724    
                         arrival time                         -47.831    
  -------------------------------------------------------------------
                         slack                                 33.893    

Slack (MET) :             33.893ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        7.087ns  (logic 0.459ns (6.476%)  route 6.628ns (93.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.628    47.831    chip_core/housekeeping/Q[0]
    SLICE_X52Y98         FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.505    81.818    chip_core/housekeeping/clk_out1
    SLICE_X52Y98         FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[4]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.724    chip_core/housekeeping/wbbd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         81.724    
                         arrival time                         -47.831    
  -------------------------------------------------------------------
                         slack                                 33.893    

Slack (MET) :             33.893ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        7.087ns  (logic 0.459ns (6.476%)  route 6.628ns (93.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.628    47.831    chip_core/housekeeping/Q[0]
    SLICE_X52Y98         FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.505    81.818    chip_core/housekeeping/clk_out1
    SLICE_X52Y98         FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[6]/C
                         clock pessimism              0.487    82.306    
                         clock uncertainty           -0.176    82.129    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.724    chip_core/housekeeping/wbbd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         81.724    
                         arrival time                         -47.831    
  -------------------------------------------------------------------
                         slack                                 33.893    

Slack (MET) :             34.117ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        6.849ns  (logic 0.459ns (6.702%)  route 6.390ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 81.810 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.390    47.593    chip_core/housekeeping/Q[0]
    SLICE_X43Y107        FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.498    81.810    chip_core/housekeeping/clk_out1
    SLICE_X43Y107        FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/C
                         clock pessimism              0.480    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X43Y107        FDCE (Recov_fdce_C_CLR)     -0.405    81.709    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -47.593    
  -------------------------------------------------------------------
                         slack                                 34.117    

Slack (MET) :             34.117ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        6.849ns  (logic 0.459ns (6.702%)  route 6.390ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 81.810 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.390    47.593    chip_core/housekeeping/Q[0]
    SLICE_X43Y107        FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.498    81.810    chip_core/housekeeping/clk_out1
    SLICE_X43Y107        FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]/C
                         clock pessimism              0.480    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X43Y107        FDCE (Recov_fdce_C_CLR)     -0.405    81.709    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -47.593    
  -------------------------------------------------------------------
                         slack                                 34.117    

Slack (MET) :             34.117ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[2]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        6.849ns  (logic 0.459ns (6.702%)  route 6.390ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 81.810 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.390    47.593    chip_core/housekeeping/Q[0]
    SLICE_X43Y107        FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.498    81.810    chip_core/housekeeping/clk_out1
    SLICE_X43Y107        FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[2]/C
                         clock pessimism              0.480    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X43Y107        FDCE (Recov_fdce_C_CLR)     -0.405    81.709    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[2]
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -47.593    
  -------------------------------------------------------------------
                         slack                                 34.117    

Slack (MET) :             34.117ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[3]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        6.849ns  (logic 0.459ns (6.702%)  route 6.390ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 81.810 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 40.744 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.617    40.744    chip_core/clock_ctrl/clk_out1
    SLICE_X43Y73         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.459    41.203 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9607, routed)        6.390    47.593    chip_core/housekeeping/Q[0]
    SLICE_X43Y107        FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       1.498    81.810    chip_core/housekeeping/clk_out1
    SLICE_X43Y107        FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[3]/C
                         clock pessimism              0.480    82.291    
                         clock uncertainty           -0.176    82.114    
    SLICE_X43Y107        FDCE (Recov_fdce_C_CLR)     -0.405    81.709    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[3]
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -47.593    
  -------------------------------------------------------------------
                         slack                                 34.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/serial_load_pre_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.218%)  route 0.271ns (65.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X47Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.271    -0.194    chip_core/housekeeping/por
    SLICE_X45Y113        FDCE                                         f  chip_core/housekeeping/serial_load_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/housekeeping/clk_out1
    SLICE_X45Y113        FDCE                                         r  chip_core/housekeeping/serial_load_pre_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X45Y113        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    chip_core/housekeeping/serial_load_pre_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.475%)  route 0.544ns (74.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X48Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/Q
                         net (fo=1, routed)           0.205    -0.252    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/mgmtsoc_vexriscv_debug_reset
    SLICE_X44Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.207 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.340     0.133    chip_core/soc/core/VexRiscv/reset0
    SLICE_X60Y94         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X60Y94         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[26]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.475%)  route 0.544ns (74.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X48Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/Q
                         net (fo=1, routed)           0.205    -0.252    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/mgmtsoc_vexriscv_debug_reset
    SLICE_X44Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.207 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.340     0.133    chip_core/soc/core/VexRiscv/reset0
    SLICE_X60Y94         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X60Y94         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[26]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.475%)  route 0.544ns (74.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X48Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/Q
                         net (fo=1, routed)           0.205    -0.252    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/mgmtsoc_vexriscv_debug_reset
    SLICE_X44Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.207 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.340     0.133    chip_core/soc/core/VexRiscv/reset0
    SLICE_X60Y94         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X60Y94         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]/PRE
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.475%)  route 0.544ns (74.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X48Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/Q
                         net (fo=1, routed)           0.205    -0.252    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/mgmtsoc_vexriscv_debug_reset
    SLICE_X44Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.207 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.340     0.133    chip_core/soc/core/VexRiscv/reset0
    SLICE_X60Y94         FDPE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X60Y94         FDPE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y94         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.403    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/serial_busy_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.901%)  route 0.347ns (71.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X47Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.347    -0.118    chip_core/housekeeping/por
    SLICE_X43Y114        FDCE                                         f  chip_core/housekeeping/serial_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/housekeeping/clk_out1
    SLICE_X43Y114        FDCE                                         r  chip_core/housekeeping/serial_busy_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X43Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    chip_core/housekeeping/serial_busy_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/serial_clock_pre_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.901%)  route 0.347ns (71.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X47Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.347    -0.118    chip_core/housekeeping/por
    SLICE_X43Y114        FDCE                                         f  chip_core/housekeeping/serial_clock_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/housekeeping/clk_out1
    SLICE_X43Y114        FDCE                                         r  chip_core/housekeeping/serial_clock_pre_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X43Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    chip_core/housekeeping/serial_clock_pre_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_xfer_state_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.001%)  route 0.401ns (73.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X47Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.401    -0.064    chip_core/housekeeping/por
    SLICE_X42Y113        FDCE                                         f  chip_core/housekeeping/FSM_sequential_xfer_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/housekeeping/clk_out1
    SLICE_X42Y113        FDCE                                         r  chip_core/housekeeping/FSM_sequential_xfer_state_reg[0]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X42Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    chip_core/housekeeping/FSM_sequential_xfer_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.001%)  route 0.401ns (73.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X47Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.401    -0.064    chip_core/housekeeping/por
    SLICE_X42Y113        FDCE                                         f  chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.826    -0.846    chip_core/housekeeping/clk_out1
    SLICE_X42Y113        FDCE                                         r  chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X42Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.443%)  route 0.607ns (76.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.567    -0.597    chip_core/soc/core/clk_out1
    SLICE_X48Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg/Q
                         net (fo=1, routed)           0.205    -0.252    chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/mgmtsoc_vexriscv_debug_reset
    SLICE_X44Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.207 f  chip_core/soc/core/VexRiscv/FpuPlugin_fpu/sqrt_sqrt/lineLoader_wordIndex[2]_i_2/O
                         net (fo=212, routed)         0.403     0.196    chip_core/soc/core/VexRiscv/reset0
    SLICE_X60Y95         FDCE                                         f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=16017, routed)       0.837    -0.836    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X60Y95         FDCE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X60Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.595    





