

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'
================================================================
* Date:           Thu Dec 29 13:26:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       27|  0.230 us|  0.270 us|   23|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_intt_fu_137        |read_intt  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_144         |dpu_unit   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln341_write_p3_fu_154  |write_p3   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_INTT_LOOP1  |       21|       25|         5|          4|          1|  5 ~ 6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        2|       11|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|    40984|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    40986|      190|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------+---------+----+---+----+-----+
    |          Instance          |   Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------+---------+----+---+----+-----+
    |grp_read_intt_fu_137        |read_intt  |        0|   0|  2|   2|    0|
    |call_ln341_write_p3_fu_154  |write_p3   |        0|   0|  0|   9|    0|
    +----------------------------+-----------+---------+----+---+----+-----+
    |Total                       |           |        0|   0|  2|  11|    0|
    +----------------------------+-----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln339_fu_199_p2   |         +|   0|  0|  15|           8|           8|
    |i_70_fu_191_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln337_fu_185_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          15|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  26|          5|     1|          5|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i           |   9|          2|     3|          6|
    |i_44_fu_70                   |   9|          2|     3|          6|
    |this_0_address0              |  14|          3|     8|         24|
    |this_0_ce0                   |  14|          3|     1|          3|
    |this_0_we0                   |   9|          2|  1024|       2048|
    |this_1_26_fu_74              |   9|          2|  8192|      16384|
    |this_3_27_fu_82              |   9|          2|  8192|      16384|
    |this_4_27_fu_78              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 144|         31| 25620|      51252|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |add_ln339_reg_306                        |     8|   0|     8|          0|
    |ap_CS_fsm                                |     4|   0|     4|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln341_write_p3_fu_154_ap_start_reg  |     1|   0|     1|          0|
    |grp_read_intt_fu_137_ap_start_reg        |     1|   0|     1|          0|
    |i_44_fu_70                               |     3|   0|     3|          0|
    |i_reg_296                                |     3|   0|     3|          0|
    |icmp_ln337_reg_302                       |     1|   0|     1|          0|
    |this_1_26_fu_74                          |  8192|   0|  8192|          0|
    |this_3_27_fu_82                          |  8192|   0|  8192|          0|
    |this_3_ret6_reg_312                      |  8192|   0|  8192|          0|
    |this_4_27_fu_78                          |  8192|   0|  8192|          0|
    |this_4_ret6_reg_318                      |  8192|   0|  8192|          0|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 40984|   0| 40984|          0|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_INTT_LOOP1|  return value|
|this_3_26                       |   in|  8192|     ap_none|                          this_3_26|        scalar|
|this_4_26                       |   in|  8192|     ap_none|                          this_4_26|        scalar|
|this_1_25                       |   in|  8192|     ap_none|                          this_1_25|        scalar|
|itr_cast                        |   in|     3|     ap_none|                           itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                             this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                             this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                             this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                             this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                             this_0|         array|
|addr1                           |   in|     8|     ap_none|                              addr1|        scalar|
|this_3_27_out                   |  out|  8192|      ap_vld|                      this_3_27_out|       pointer|
|this_3_27_out_ap_vld            |  out|     1|      ap_vld|                      this_3_27_out|       pointer|
|this_4_27_out                   |  out|  8192|      ap_vld|                      this_4_27_out|       pointer|
|this_4_27_out_ap_vld            |  out|     1|      ap_vld|                      this_4_27_out|       pointer|
|this_1_26_out                   |  out|  8192|      ap_vld|                      this_1_26_out|       pointer|
|this_1_26_out_ap_vld            |  out|     1|      ap_vld|                      this_1_26_out|       pointer|
+--------------------------------+-----+------+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_44 = alloca i32 1"   --->   Operation 8 'alloca' 'i_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_1_26 = alloca i32 1"   --->   Operation 9 'alloca' 'this_1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_4_27 = alloca i32 1"   --->   Operation 10 'alloca' 'this_4_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_3_27 = alloca i32 1"   --->   Operation 11 'alloca' 'this_3_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_1_25_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_25"   --->   Operation 16 'read' 'this_1_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_4_26_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_26"   --->   Operation 17 'read' 'this_4_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_3_26_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_26"   --->   Operation 18 'read' 'this_3_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_26_read, i8192 %this_3_27"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_26_read, i8192 %this_4_27"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_25_read, i8192 %this_1_26"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_44"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc385"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i3 %i_44" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.56ns)   --->   "%icmp_ln337 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 25 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %for.inc385.split, void %FUNC_INTT_LOOP2.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 26 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.71ns)   --->   "%i_70 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 29 'add' 'i_70' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:339]   --->   Operation 30 'zext' 'zext_ln339' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln339 = add i8 %zext_ln339, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:339]   --->   Operation 31 'add' 'add_ln339' <Predicate = (!icmp_ln337)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (1.29ns)   --->   "%call_ret17 = call i16384 @read_intt, i8192 %this_0, i8 %add_ln339" [HLS_Final_vitis_src/dpu.cpp:339]   --->   Operation 32 'call' 'call_ret17' <Predicate = (!icmp_ln337)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln337 = store i3 %i_70, i3 %i_44" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 33 'store' 'store_ln337' <Predicate = (!icmp_ln337)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%this_1_26_load = load i8192 %this_1_26"   --->   Operation 49 'load' 'this_1_26_load' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%this_4_27_load = load i8192 %this_4_27"   --->   Operation 50 'load' 'this_4_27_load' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%this_3_27_load = load i8192 %this_3_27"   --->   Operation 51 'load' 'this_3_27_load' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_27_out, i8192 %this_3_27_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_27_out, i8192 %this_4_27_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_26_out, i8192 %this_1_26_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln337)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%this_4_27_load_1 = load i8192 %this_4_27" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 34 'load' 'this_4_27_load_1' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%this_3_27_load_1 = load i8192 %this_3_27" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 35 'load' 'this_3_27_load_1' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.29ns)   --->   "%call_ret17 = call i16384 @read_intt, i8192 %this_0, i8 %add_ln339" [HLS_Final_vitis_src/dpu.cpp:339]   --->   Operation 36 'call' 'call_ret17' <Predicate = (!icmp_ln337)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%this_1_ret1 = extractvalue i16384 %call_ret17" [HLS_Final_vitis_src/dpu.cpp:339]   --->   Operation 37 'extractvalue' 'this_1_ret1' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%this_2_ret1 = extractvalue i16384 %call_ret17" [HLS_Final_vitis_src/dpu.cpp:339]   --->   Operation 38 'extractvalue' 'this_2_ret1' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (5.82ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %this_1_ret1, i8192 %this_2_ret1, i8192 %this_3_27_load_1, i8192 %this_4_27_load_1, i8 8" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 39 'call' 'call_ret18' <Predicate = (!icmp_ln337)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln337 = store i8192 %this_1_ret1, i8192 %this_1_26" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 40 'store' 'store_ln337' <Predicate = (!icmp_ln337)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 41 [1/2] (6.91ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %this_1_ret1, i8192 %this_2_ret1, i8192 %this_3_27_load_1, i8192 %this_4_27_load_1, i8 8" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 41 'call' 'call_ret18' <Predicate = (!icmp_ln337)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%this_3_ret6 = extractvalue i16384 %call_ret18" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 42 'extractvalue' 'this_3_ret6' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%this_4_ret6 = extractvalue i16384 %call_ret18" [HLS_Final_vitis_src/dpu.cpp:340]   --->   Operation 43 'extractvalue' 'this_4_ret6' <Predicate = (!icmp_ln337)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 44 'specloopname' 'specloopname_ln337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.29ns)   --->   "%call_ln341 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret6, i8 %add_ln339" [HLS_Final_vitis_src/dpu.cpp:341]   --->   Operation 45 'call' 'call_ln341' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln337 = store i8192 %this_3_ret6, i8192 %this_3_27" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 46 'store' 'store_ln337' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln337 = store i8192 %this_4_ret6, i8192 %this_4_27" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 47 'store' 'store_ln337' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln337 = br void %for.inc385" [HLS_Final_vitis_src/dpu.cpp:337]   --->   Operation 48 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_3_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_4_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_27_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_27_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_26_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_44                       (alloca                ) [ 011000]
this_1_26                  (alloca                ) [ 011100]
this_4_27                  (alloca                ) [ 011111]
this_3_27                  (alloca                ) [ 011111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
addr1_read                 (read                  ) [ 001000]
itr_cast_read              (read                  ) [ 000000]
this_1_25_read             (read                  ) [ 000000]
this_4_26_read             (read                  ) [ 000000]
this_3_26_read             (read                  ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
i                          (load                  ) [ 001000]
icmp_ln337                 (icmp                  ) [ 001110]
br_ln337                   (br                    ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000]
i_70                       (add                   ) [ 000000]
zext_ln339                 (zext                  ) [ 000000]
add_ln339                  (add                   ) [ 010111]
store_ln337                (store                 ) [ 000000]
this_4_27_load_1           (load                  ) [ 000000]
this_3_27_load_1           (load                  ) [ 000000]
call_ret17                 (call                  ) [ 000000]
this_1_ret1                (extractvalue          ) [ 000000]
this_2_ret1                (extractvalue          ) [ 000000]
store_ln337                (store                 ) [ 000000]
call_ret18                 (call                  ) [ 000000]
this_3_ret6                (extractvalue          ) [ 010001]
this_4_ret6                (extractvalue          ) [ 010001]
specloopname_ln337         (specloopname          ) [ 000000]
call_ln341                 (call                  ) [ 000000]
store_ln337                (store                 ) [ 000000]
store_ln337                (store                 ) [ 000000]
br_ln337                   (br                    ) [ 000000]
this_1_26_load             (load                  ) [ 000000]
this_4_27_load             (load                  ) [ 000000]
this_3_27_load             (load                  ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_3_26">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_26"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_4_26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_3_27_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_27_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_4_27_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_27_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_1_26_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_26_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_intt"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_44_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_44/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="this_1_26_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_26/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_4_27_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_27/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_3_27_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_27/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="addr1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="itr_cast_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="this_1_25_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8192" slack="0"/>
<pin id="100" dir="0" index="1" bw="8192" slack="0"/>
<pin id="101" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_25_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="this_4_26_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8192" slack="0"/>
<pin id="106" dir="0" index="1" bw="8192" slack="0"/>
<pin id="107" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_4_26_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="this_3_26_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8192" slack="0"/>
<pin id="112" dir="0" index="1" bw="8192" slack="0"/>
<pin id="113" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_3_26_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8192" slack="0"/>
<pin id="119" dir="0" index="2" bw="8192" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8192" slack="0"/>
<pin id="126" dir="0" index="2" bw="8192" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="0" index="2" bw="8192" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_read_intt_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16384" slack="0"/>
<pin id="139" dir="0" index="1" bw="8192" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret17/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_dpu_unit_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16384" slack="0"/>
<pin id="146" dir="0" index="1" bw="8192" slack="0"/>
<pin id="147" dir="0" index="2" bw="8192" slack="0"/>
<pin id="148" dir="0" index="3" bw="8192" slack="0"/>
<pin id="149" dir="0" index="4" bw="8192" slack="0"/>
<pin id="150" dir="0" index="5" bw="5" slack="0"/>
<pin id="151" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret18/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="call_ln341_write_p3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8192" slack="0"/>
<pin id="157" dir="0" index="2" bw="8192" slack="1"/>
<pin id="158" dir="0" index="3" bw="8" slack="3"/>
<pin id="159" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln341/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8192" slack="0"/>
<pin id="164" dir="0" index="1" bw="8192" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8192" slack="0"/>
<pin id="169" dir="0" index="1" bw="8192" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8192" slack="0"/>
<pin id="174" dir="0" index="1" bw="8192" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln337_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_70_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_70/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln339_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln339_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="1"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln337_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="this_4_27_load_1_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8192" slack="2"/>
<pin id="212" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_27_load_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="this_3_27_load_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8192" slack="2"/>
<pin id="216" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_27_load_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="this_1_ret1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16384" slack="0"/>
<pin id="220" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_1_ret1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="this_2_ret1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16384" slack="0"/>
<pin id="225" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_2_ret1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln337_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8192" slack="0"/>
<pin id="230" dir="0" index="1" bw="8192" slack="2"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="this_3_ret6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16384" slack="0"/>
<pin id="235" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret6/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="this_4_ret6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16384" slack="0"/>
<pin id="239" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret6/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln337_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8192" slack="1"/>
<pin id="243" dir="0" index="1" bw="8192" slack="4"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln337_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8192" slack="1"/>
<pin id="247" dir="0" index="1" bw="8192" slack="4"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="this_1_26_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8192" slack="1"/>
<pin id="251" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_26_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="this_4_27_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8192" slack="1"/>
<pin id="255" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_27_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="this_3_27_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8192" slack="1"/>
<pin id="259" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_27_load/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_44_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_44 "/>
</bind>
</comp>

<comp id="268" class="1005" name="this_1_26_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8192" slack="0"/>
<pin id="270" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_26 "/>
</bind>
</comp>

<comp id="275" class="1005" name="this_4_27_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8192" slack="0"/>
<pin id="277" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_27 "/>
</bind>
</comp>

<comp id="283" class="1005" name="this_3_27_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8192" slack="0"/>
<pin id="285" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_27 "/>
</bind>
</comp>

<comp id="291" class="1005" name="addr1_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="1"/>
<pin id="293" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln337_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln337 "/>
</bind>
</comp>

<comp id="306" class="1005" name="add_ln339_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln339 "/>
</bind>
</comp>

<comp id="312" class="1005" name="this_3_ret6_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8192" slack="1"/>
<pin id="314" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret6 "/>
</bind>
</comp>

<comp id="318" class="1005" name="this_4_ret6_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8192" slack="1"/>
<pin id="320" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="110" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="104" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="98" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="92" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="199" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="209"><net_src comp="191" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="221"><net_src comp="137" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="226"><net_src comp="137" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="232"><net_src comp="218" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="144" pin="6"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="144" pin="6"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="264"><net_src comp="70" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="271"><net_src comp="74" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="278"><net_src comp="78" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="286"><net_src comp="82" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="294"><net_src comp="86" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="299"><net_src comp="182" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="305"><net_src comp="185" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="199" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="315"><net_src comp="233" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="321"><net_src comp="237" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {5 }
	Port: this_3_27_out | {2 }
	Port: this_4_27_out | {2 }
	Port: this_1_26_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP1 : this_3_26 | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP1 : this_4_26 | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP1 : this_1_25 | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP1 : this_0 | {2 3 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP1 : addr1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln337 : 2
		br_ln337 : 3
	State 2
		add_ln339 : 1
		call_ret17 : 2
		store_ln337 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_1_ret1 : 1
		this_2_ret1 : 1
		call_ret18 : 2
		store_ln337 : 2
	State 4
		this_3_ret6 : 1
		this_4_ret6 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |    grp_read_intt_fu_137    |    0    |   0.46  |    8    |    9    |
|   call   |     grp_dpu_unit_fu_144    |   768   |    0    |  57349  |  118398 |
|          | call_ln341_write_p3_fu_154 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |         i_70_fu_191        |    0    |    0    |    0    |    10   |
|          |      add_ln339_fu_199      |    0    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln337_fu_185     |    0    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|---------|
|          |    addr1_read_read_fu_86   |    0    |    0    |    0    |    0    |
|          |  itr_cast_read_read_fu_92  |    0    |    0    |    0    |    0    |
|   read   |  this_1_25_read_read_fu_98 |    0    |    0    |    0    |    0    |
|          | this_4_26_read_read_fu_104 |    0    |    0    |    0    |    0    |
|          | this_3_26_read_read_fu_110 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   write_ln0_write_fu_116   |    0    |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_123   |    0    |    0    |    0    |    0    |
|          |   write_ln0_write_fu_130   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   zext   |      zext_ln339_fu_196     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     this_1_ret1_fu_218     |    0    |    0    |    0    |    0    |
|extractvalue|     this_2_ret1_fu_223     |    0    |    0    |    0    |    0    |
|          |     this_3_ret6_fu_233     |    0    |    0    |    0    |    0    |
|          |     this_4_ret6_fu_237     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |   768   |   0.46  |  57357  |  118440 |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln339_reg_306 |    8   |
| addr1_read_reg_291|    8   |
|    i_44_reg_261   |    3   |
|     i_reg_296     |    3   |
| icmp_ln337_reg_302|    1   |
| this_1_26_reg_268 |  8192  |
| this_3_27_reg_283 |  8192  |
|this_3_ret6_reg_312|  8192  |
| this_4_27_reg_275 |  8192  |
|this_4_ret6_reg_318|  8192  |
+-------------------+--------+
|       Total       |  40983 |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_read_intt_fu_137 |  p2  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   16   ||   0.46  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57357 | 118440 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  40983 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   |  98340 | 118449 |
+-----------+--------+--------+--------+--------+
