#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5dc2c59d79a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5dc2c5908fa0 .scope module, "systolic" "systolic" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sys_data_in_11";
    .port_info 3 /INPUT 16 "sys_data_in_21";
    .port_info 4 /INPUT 16 "sys_data_in_31";
    .port_info 5 /INPUT 16 "sys_data_in_41";
    .port_info 6 /INPUT 1 "sys_start";
    .port_info 7 /OUTPUT 16 "sys_data_out_41";
    .port_info 8 /OUTPUT 16 "sys_data_out_42";
    .port_info 9 /OUTPUT 16 "sys_data_out_43";
    .port_info 10 /OUTPUT 16 "sys_data_out_44";
    .port_info 11 /OUTPUT 1 "sys_valid_out_41";
    .port_info 12 /OUTPUT 1 "sys_valid_out_42";
    .port_info 13 /OUTPUT 1 "sys_valid_out_43";
    .port_info 14 /OUTPUT 1 "sys_valid_out_44";
    .port_info 15 /INPUT 16 "sys_weight_in_11";
    .port_info 16 /INPUT 16 "sys_weight_in_12";
    .port_info 17 /INPUT 16 "sys_weight_in_13";
    .port_info 18 /INPUT 16 "sys_weight_in_14";
    .port_info 19 /INPUT 1 "sys_accept_w_1";
    .port_info 20 /INPUT 1 "sys_accept_w_2";
    .port_info 21 /INPUT 1 "sys_accept_w_3";
    .port_info 22 /INPUT 1 "sys_accept_w_4";
    .port_info 23 /INPUT 1 "sys_switch_in";
    .port_info 24 /INPUT 16 "ub_rd_col_size_in";
    .port_info 25 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x5dc2c578d950 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
L_0x5dc2c5a78db0 .functor BUFZ 16, v0x5dc2c5a41fa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5dc2c5a61590 .functor BUFZ 16, v0x5dc2c5a4a230_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5dc2c5a7bc90 .functor BUFZ 16, v0x5dc2c5a52460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5dc2c5a7bd50 .functor BUFZ 16, v0x5dc2c5a5a690_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5dc2c5a7be40 .functor BUFZ 1, v0x5dc2c5a42320_0, C4<0>, C4<0>, C4<0>;
L_0x5dc2c5a7bf00 .functor BUFZ 1, v0x5dc2c5a4a580_0, C4<0>, C4<0>, C4<0>;
L_0x5dc2c5a7c000 .functor BUFZ 1, v0x5dc2c5a527b0_0, C4<0>, C4<0>, C4<0>;
L_0x5dc2c5a7c0c0 .functor BUFZ 1, v0x5dc2c5a5a9e0_0, C4<0>, C4<0>, C4<0>;
o0x7e694e5a0a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a5b1a0_0 .net "clk", 0 0, o0x7e694e5a0a08;  0 drivers
v0x5dc2c5a5b470_0 .var "pe_enabled", 3 0;
v0x5dc2c5a5b550_0 .net "pe_input_out_11", 15 0, v0x5dc2c59e0de0_0;  1 drivers
v0x5dc2c5a5b620_0 .net "pe_input_out_12", 15 0, v0x5dc2c59e8e00_0;  1 drivers
v0x5dc2c5a5b6e0_0 .net "pe_input_out_13", 15 0, v0x5dc2c59f0e60_0;  1 drivers
v0x5dc2c5a5b7a0_0 .net "pe_input_out_21", 15 0, v0x5dc2c5a00f00_0;  1 drivers
v0x5dc2c5a5b860_0 .net "pe_input_out_22", 15 0, v0x5dc2c5a09000_0;  1 drivers
v0x5dc2c5a5b920_0 .net "pe_input_out_23", 15 0, v0x5dc2c5a11080_0;  1 drivers
v0x5dc2c5a5b9e0_0 .net "pe_input_out_31", 15 0, v0x5dc2c5a21540_0;  1 drivers
v0x5dc2c5a5baa0_0 .net "pe_input_out_32", 15 0, v0x5dc2c5a297c0_0;  1 drivers
v0x5dc2c5a5bb60_0 .net "pe_input_out_33", 15 0, v0x5dc2c5a31a10_0;  1 drivers
v0x5dc2c5a5bc20_0 .net "pe_input_out_41", 15 0, v0x5dc2c5a41e20_0;  1 drivers
v0x5dc2c5a5bce0_0 .net "pe_input_out_42", 15 0, v0x5dc2c5a4a090_0;  1 drivers
v0x5dc2c5a5bda0_0 .net "pe_input_out_43", 15 0, v0x5dc2c5a522c0_0;  1 drivers
v0x5dc2c5a5be60_0 .net "pe_psum_out_11", 15 0, v0x5dc2c59e0fb0_0;  1 drivers
v0x5dc2c5a5bfb0_0 .net "pe_psum_out_12", 15 0, v0x5dc2c59e8ff0_0;  1 drivers
v0x5dc2c5a5c100_0 .net "pe_psum_out_13", 15 0, v0x5dc2c59f1050_0;  1 drivers
v0x5dc2c5a5c1c0_0 .net "pe_psum_out_14", 15 0, v0x5dc2c59f9070_0;  1 drivers
v0x5dc2c5a5c310_0 .net "pe_psum_out_21", 15 0, v0x5dc2c5a01080_0;  1 drivers
v0x5dc2c5a5c460_0 .net "pe_psum_out_22", 15 0, v0x5dc2c5a091a0_0;  1 drivers
v0x5dc2c5a5c5b0_0 .net "pe_psum_out_23", 15 0, v0x5dc2c5a11220_0;  1 drivers
v0x5dc2c5a5c700_0 .net "pe_psum_out_24", 15 0, v0x5dc2c5a19320_0;  1 drivers
v0x5dc2c5a5c850_0 .net "pe_psum_out_31", 15 0, v0x5dc2c5a216c0_0;  1 drivers
v0x5dc2c5a5c9a0_0 .net "pe_psum_out_32", 15 0, v0x5dc2c5a29960_0;  1 drivers
v0x5dc2c5a5caf0_0 .net "pe_psum_out_33", 15 0, v0x5dc2c5a31bb0_0;  1 drivers
v0x5dc2c5a5cc40_0 .net "pe_psum_out_34", 15 0, v0x5dc2c5a39e00_0;  1 drivers
v0x5dc2c5a5cd90_0 .net "pe_psum_out_41", 15 0, v0x5dc2c5a41fa0_0;  1 drivers
v0x5dc2c5a5ce50_0 .net "pe_psum_out_42", 15 0, v0x5dc2c5a4a230_0;  1 drivers
v0x5dc2c5a5cf20_0 .net "pe_psum_out_43", 15 0, v0x5dc2c5a52460_0;  1 drivers
v0x5dc2c5a5cff0_0 .net "pe_psum_out_44", 15 0, v0x5dc2c5a5a690_0;  1 drivers
v0x5dc2c5a5d0c0_0 .net "pe_switch_out_11", 0 0, v0x5dc2c59e11e0_0;  1 drivers
v0x5dc2c5a5d160_0 .net "pe_switch_out_12", 0 0, v0x5dc2c59e9200_0;  1 drivers
v0x5dc2c5a5d200_0 .net "pe_switch_out_13", 0 0, v0x5dc2c59f1260_0;  1 drivers
v0x5dc2c5a5d4b0_0 .net "pe_switch_out_14", 0 0, v0x5dc2c59f9280_0;  1 drivers
v0x5dc2c5a5d550_0 .net "pe_switch_out_21", 0 0, v0x5dc2c5a01290_0;  1 drivers
v0x5dc2c5a5d5f0_0 .net "pe_switch_out_22", 0 0, v0x5dc2c5a093b0_0;  1 drivers
v0x5dc2c5a5d690_0 .net "pe_switch_out_23", 0 0, v0x5dc2c5a11430_0;  1 drivers
v0x5dc2c5a5d730_0 .net "pe_switch_out_24", 0 0, v0x5dc2c5a19530_0;  1 drivers
v0x5dc2c5a5d7d0_0 .net "pe_switch_out_31", 0 0, v0x5dc2c5a21840_0;  1 drivers
v0x5dc2c5a5d870_0 .net "pe_switch_out_32", 0 0, v0x5dc2c5a29b70_0;  1 drivers
v0x5dc2c5a5d910_0 .net "pe_switch_out_33", 0 0, v0x5dc2c5a31dc0_0;  1 drivers
v0x5dc2c5a5d9b0_0 .net "pe_switch_out_34", 0 0, v0x5dc2c5a3a010_0;  1 drivers
v0x5dc2c5a5da50_0 .net "pe_switch_out_41", 0 0, v0x5dc2c5a421b0_0;  1 drivers
v0x5dc2c5a5daf0_0 .net "pe_switch_out_42", 0 0, v0x5dc2c5a4a440_0;  1 drivers
v0x5dc2c5a5db90_0 .net "pe_switch_out_43", 0 0, v0x5dc2c5a52670_0;  1 drivers
v0x5dc2c5a5dc30_0 .net "pe_switch_out_44", 0 0, v0x5dc2c5a5a8a0_0;  1 drivers
v0x5dc2c5a5dcd0_0 .net "pe_valid_out_11", 0 0, v0x5dc2c59e1360_0;  1 drivers
v0x5dc2c5a5dd70_0 .net "pe_valid_out_12", 0 0, v0x5dc2c59e9340_0;  1 drivers
v0x5dc2c5a5de10_0 .net "pe_valid_out_13", 0 0, v0x5dc2c59f13a0_0;  1 drivers
v0x5dc2c5a5deb0_0 .net "pe_valid_out_14", 0 0, v0x5dc2c59f93c0_0;  1 drivers
v0x5dc2c5a5df50_0 .net "pe_valid_out_21", 0 0, v0x5dc2c5a01440_0;  1 drivers
v0x5dc2c5a5dff0_0 .net "pe_valid_out_22", 0 0, v0x5dc2c5a09560_0;  1 drivers
v0x5dc2c5a5e090_0 .net "pe_valid_out_23", 0 0, v0x5dc2c5a115e0_0;  1 drivers
v0x5dc2c5a5e130_0 .net "pe_valid_out_24", 0 0, v0x5dc2c5a19670_0;  1 drivers
v0x5dc2c5a5e220_0 .net "pe_valid_out_31", 0 0, v0x5dc2c5a21980_0;  1 drivers
v0x5dc2c5a5e310_0 .net "pe_valid_out_32", 0 0, v0x5dc2c5a29cb0_0;  1 drivers
v0x5dc2c5a5e400_0 .net "pe_valid_out_33", 0 0, v0x5dc2c5a31f00_0;  1 drivers
v0x5dc2c5a5e4f0_0 .net "pe_valid_out_34", 0 0, v0x5dc2c5a3a150_0;  1 drivers
v0x5dc2c5a5e5e0_0 .net "pe_valid_out_41", 0 0, v0x5dc2c5a42320_0;  1 drivers
v0x5dc2c5a5e680_0 .net "pe_valid_out_42", 0 0, v0x5dc2c5a4a580_0;  1 drivers
v0x5dc2c5a5e720_0 .net "pe_valid_out_43", 0 0, v0x5dc2c5a527b0_0;  1 drivers
v0x5dc2c5a5e7c0_0 .net "pe_valid_out_44", 0 0, v0x5dc2c5a5a9e0_0;  1 drivers
v0x5dc2c5a5e860_0 .net "pe_weight_out_11", 15 0, v0x5dc2c59e1500_0;  1 drivers
v0x5dc2c5a5e950_0 .net "pe_weight_out_12", 15 0, v0x5dc2c59e94c0_0;  1 drivers
v0x5dc2c5a5ea40_0 .net "pe_weight_out_13", 15 0, v0x5dc2c59f1520_0;  1 drivers
v0x5dc2c5a5ef40_0 .net "pe_weight_out_14", 15 0, v0x5dc2c59f9540_0;  1 drivers
v0x5dc2c5a5f030_0 .net "pe_weight_out_21", 15 0, v0x5dc2c5a015c0_0;  1 drivers
v0x5dc2c5a5f120_0 .net "pe_weight_out_22", 15 0, v0x5dc2c5a096e0_0;  1 drivers
v0x5dc2c5a5f210_0 .net "pe_weight_out_23", 15 0, v0x5dc2c5a11760_0;  1 drivers
v0x5dc2c5a5f300_0 .net "pe_weight_out_24", 15 0, v0x5dc2c5a19800_0;  1 drivers
v0x5dc2c5a5f3f0_0 .net "pe_weight_out_31", 15 0, v0x5dc2c5a21b10_0;  1 drivers
v0x5dc2c5a5f4e0_0 .net "pe_weight_out_32", 15 0, v0x5dc2c5a29e10_0;  1 drivers
v0x5dc2c5a5f5d0_0 .net "pe_weight_out_33", 15 0, v0x5dc2c5a32060_0;  1 drivers
v0x5dc2c5a5f6c0_0 .net "pe_weight_out_34", 15 0, v0x5dc2c5a3a2b0_0;  1 drivers
o0x7e694e5a0c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a5f7b0_0 .net "rst", 0 0, o0x7e694e5a0c18;  0 drivers
o0x7e694e5a0a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a5f850_0 .net "sys_accept_w_1", 0 0, o0x7e694e5a0a38;  0 drivers
o0x7e694e5a18d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a5f980_0 .net "sys_accept_w_2", 0 0, o0x7e694e5a18d8;  0 drivers
o0x7e694e5a26e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a5fab0_0 .net "sys_accept_w_3", 0 0, o0x7e694e5a26e8;  0 drivers
o0x7e694e5a34f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a5fbe0_0 .net "sys_accept_w_4", 0 0, o0x7e694e5a34f8;  0 drivers
o0x7e694e5a08e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a5fd10_0 .net "sys_data_in_11", 15 0, o0x7e694e5a08e8;  0 drivers
o0x7e694e5a41e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a5fdb0_0 .net "sys_data_in_21", 15 0, o0x7e694e5a41e8;  0 drivers
o0x7e694e5a7818 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a5fe50_0 .net "sys_data_in_31", 15 0, o0x7e694e5a7818;  0 drivers
o0x7e694e5aae48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a5fef0_0 .net "sys_data_in_41", 15 0, o0x7e694e5aae48;  0 drivers
v0x5dc2c5a5ff90_0 .net "sys_data_out_41", 15 0, L_0x5dc2c5a78db0;  1 drivers
v0x5dc2c5a60070_0 .net "sys_data_out_42", 15 0, L_0x5dc2c5a61590;  1 drivers
v0x5dc2c5a60150_0 .net "sys_data_out_43", 15 0, L_0x5dc2c5a7bc90;  1 drivers
v0x5dc2c5a60230_0 .net "sys_data_out_44", 15 0, L_0x5dc2c5a7bd50;  1 drivers
o0x7e694e5a0b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a60310_0 .net "sys_start", 0 0, o0x7e694e5a0b58;  0 drivers
o0x7e694e5a0af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a603b0_0 .net "sys_switch_in", 0 0, o0x7e694e5a0af8;  0 drivers
v0x5dc2c5a60450_0 .net "sys_valid_out_41", 0 0, L_0x5dc2c5a7be40;  1 drivers
v0x5dc2c5a604f0_0 .net "sys_valid_out_42", 0 0, L_0x5dc2c5a7bf00;  1 drivers
v0x5dc2c5a60590_0 .net "sys_valid_out_43", 0 0, L_0x5dc2c5a7c000;  1 drivers
v0x5dc2c5a60650_0 .net "sys_valid_out_44", 0 0, L_0x5dc2c5a7c0c0;  1 drivers
o0x7e694e5a0bb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a60710_0 .net "sys_weight_in_11", 15 0, o0x7e694e5a0bb8;  0 drivers
o0x7e694e5a19f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a607d0_0 .net "sys_weight_in_12", 15 0, o0x7e694e5a19f8;  0 drivers
o0x7e694e5a2808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a60870_0 .net "sys_weight_in_13", 15 0, o0x7e694e5a2808;  0 drivers
o0x7e694e5a3618 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a60910_0 .net "sys_weight_in_14", 15 0, o0x7e694e5a3618;  0 drivers
o0x7e694e5add88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5dc2c5a609b0_0 .net "ub_rd_col_size_in", 15 0, o0x7e694e5add88;  0 drivers
o0x7e694e5addb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5dc2c5a60a70_0 .net "ub_rd_col_size_valid_in", 0 0, o0x7e694e5addb8;  0 drivers
L_0x5dc2c5a718e0 .part v0x5dc2c5a5b470_0, 0, 1;
L_0x5dc2c5a722d0 .part v0x5dc2c5a5b470_0, 1, 1;
L_0x5dc2c5a72d10 .part v0x5dc2c5a5b470_0, 2, 1;
L_0x5dc2c5a73790 .part v0x5dc2c5a5b470_0, 3, 1;
L_0x5dc2c5a74270 .part v0x5dc2c5a5b470_0, 0, 1;
L_0x5dc2c5a74d20 .part v0x5dc2c5a5b470_0, 1, 1;
L_0x5dc2c5a757e0 .part v0x5dc2c5a5b470_0, 2, 1;
L_0x5dc2c5a76290 .part v0x5dc2c5a5b470_0, 3, 1;
L_0x5dc2c5a76d50 .part v0x5dc2c5a5b470_0, 0, 1;
L_0x5dc2c5a77770 .part v0x5dc2c5a5b470_0, 1, 1;
L_0x5dc2c5a78230 .part v0x5dc2c5a5b470_0, 2, 1;
L_0x5dc2c5a78ce0 .part v0x5dc2c5a5b470_0, 3, 1;
L_0x5dc2c5a797c0 .part v0x5dc2c5a5b470_0, 0, 1;
L_0x5dc2c5a7a270 .part v0x5dc2c5a5b470_0, 1, 1;
L_0x5dc2c5a7ada0 .part v0x5dc2c5a5b470_0, 2, 1;
L_0x5dc2c5a7b850 .part v0x5dc2c5a5b470_0, 3, 1;
S_0x5dc2c59d7620 .scope module, "pe11" "pe" 3 145, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c57e8360 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c59e0910_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c59e09f0_0 .net/s "mac_out", 15 0, L_0x5dc2c5a61830;  1 drivers
v0x5dc2c59e0b00_0 .net/s "mult_out", 15 0, L_0x5dc2c5a61270;  1 drivers
v0x5dc2c59e0ba0_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a0a38;  alias, 0 drivers
v0x5dc2c59e0c60_0 .net "pe_enabled", 0 0, L_0x5dc2c5a718e0;  1 drivers
v0x5dc2c59e0d20_0 .net/s "pe_input_in", 15 0, o0x7e694e5a08e8;  alias, 0 drivers
v0x5dc2c59e0de0_0 .var/s "pe_input_out", 15 0;
L_0x7e694e557018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc2c59e0ea0_0 .net/s "pe_psum_in", 15 0, L_0x7e694e557018;  1 drivers
v0x5dc2c59e0fb0_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c59e1120_0 .net "pe_switch_in", 0 0, o0x7e694e5a0af8;  alias, 0 drivers
v0x5dc2c59e11e0_0 .var "pe_switch_out", 0 0;
v0x5dc2c59e12a0_0 .net "pe_valid_in", 0 0, o0x7e694e5a0b58;  alias, 0 drivers
v0x5dc2c59e1360_0 .var "pe_valid_out", 0 0;
v0x5dc2c59e1420_0 .net/s "pe_weight_in", 15 0, o0x7e694e5a0bb8;  alias, 0 drivers
v0x5dc2c59e1500_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c59e15e0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c59e16a0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c59e1870_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c57ea360 .event posedge, v0x5dc2c59e15e0_0, v0x5dc2c59e0910_0;
E_0x5dc2c57ea4e0 .event anyedge, v0x5dc2c59e1120_0, v0x5dc2c59e1870_0;
S_0x5dc2c59d82d0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c59d7620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59d8570 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c59d85b0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d85f0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d8630 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d8670 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d86b0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d86f0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d8730 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d8770 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d87b0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d87f0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c59ddd90_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a61310;  1 drivers
v0x5dc2c59dde70_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a61400;  1 drivers
v0x5dc2c59ddf50_0 .net "ina", 15 0, L_0x5dc2c5a61270;  alias, 1 drivers
v0x5dc2c59de020_0 .net "inaz", 15 0, L_0x5dc2c5a616f0;  1 drivers
v0x5dc2c59de0f0_0 .net "inb", 15 0, L_0x7e694e557018;  alias, 1 drivers
v0x5dc2c59de1e0_0 .net "inbz", 15 0, L_0x5dc2c5a61790;  1 drivers
v0x5dc2c59de2b0_0 .net "out", 15 0, L_0x5dc2c5a61830;  alias, 1 drivers
v0x5dc2c59de380_0 .net "overflow", 0 0, v0x5dc2c59ddc50_0;  1 drivers
v0x5dc2c59de450_0 .net/s "res", 16 0, L_0x5dc2c5a614f0;  1 drivers
L_0x5dc2c5a61310 .extend/s 17, L_0x5dc2c5a616f0;
L_0x5dc2c5a61400 .extend/s 17, L_0x5dc2c5a61790;
L_0x5dc2c5a614f0 .arith/sum 17, L_0x5dc2c5a61310, L_0x5dc2c5a61400;
S_0x5dc2c59c90a0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c59d82d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59d61f0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59d6230 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d6270 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d62b0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59d62f0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c593fe90_0 .net "in", 15 0, L_0x5dc2c5a61270;  alias, 1 drivers
v0x5dc2c59320c0_0 .var "ini", 7 0;
v0x5dc2c5932160_0 .var "inr", 15 0;
v0x5dc2c59242e0_0 .net "out", 15 0, L_0x5dc2c5a616f0;  alias, 1 drivers
v0x5dc2c5924380_0 .var "outf", 7 0;
v0x5dc2c5916500_0 .var "outi", 7 0;
v0x5dc2c59165a0_0 .var "overflow", 0 0;
L_0x5dc2c5a616f0 .concat [ 8 8 0 0], v0x5dc2c5924380_0, v0x5dc2c5916500_0;
S_0x5dc2c59cd3d0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59c90a0;
 .timescale -9 -12;
E_0x5dc2c57eab20 .event anyedge, v0x5dc2c593fe90_0;
S_0x5dc2c59bb740 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59c90a0;
 .timescale -9 -12;
E_0x5dc2c5721c60 .event anyedge, v0x5dc2c5932160_0, v0x5dc2c59320c0_0;
S_0x5dc2c59dbad0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c59d82d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59dbcb0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59dbcf0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59dbd30 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59dbd70 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59dbdb0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59dc4d0_0 .net "in", 15 0, L_0x7e694e557018;  alias, 1 drivers
v0x5dc2c59dc5d0_0 .var "ini", 7 0;
v0x5dc2c59dc6b0_0 .var "inr", 15 0;
v0x5dc2c59dc7a0_0 .net "out", 15 0, L_0x5dc2c5a61790;  alias, 1 drivers
v0x5dc2c59dc880_0 .var "outf", 7 0;
v0x5dc2c59dc9b0_0 .var "outi", 7 0;
v0x5dc2c59dca90_0 .var "overflow", 0 0;
L_0x5dc2c5a61790 .concat [ 8 8 0 0], v0x5dc2c59dc880_0, v0x5dc2c59dc9b0_0;
S_0x5dc2c59dc070 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59dbad0;
 .timescale -9 -12;
E_0x5dc2c59d8cb0 .event anyedge, v0x5dc2c59dc4d0_0;
S_0x5dc2c59dc2b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59dbad0;
 .timescale -9 -12;
E_0x5dc2c59d8cf0 .event anyedge, v0x5dc2c59dc6b0_0, v0x5dc2c59dc5d0_0;
S_0x5dc2c59dcbd0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c59d82d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59dcdb0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59dcdf0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59dce30 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c59dce70 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59dceb0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59dd690_0 .net "in", 16 0, L_0x5dc2c5a614f0;  alias, 1 drivers
v0x5dc2c59dd790_0 .var "ini", 8 0;
v0x5dc2c59dd870_0 .var "inr", 16 0;
v0x5dc2c59dd960_0 .net "out", 15 0, L_0x5dc2c5a61830;  alias, 1 drivers
v0x5dc2c59dda40_0 .var "outf", 7 0;
v0x5dc2c59ddb70_0 .var "outi", 7 0;
v0x5dc2c59ddc50_0 .var "overflow", 0 0;
L_0x5dc2c5a61830 .concat [ 8 8 0 0], v0x5dc2c59dda40_0, v0x5dc2c59ddb70_0;
S_0x5dc2c59dd1d0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59dcbd0;
 .timescale -9 -12;
E_0x5dc2c59dd3b0 .event anyedge, v0x5dc2c59dd690_0;
S_0x5dc2c59dd430 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59dcbd0;
 .timescale -9 -12;
E_0x5dc2c59dd630 .event anyedge, v0x5dc2c59dd870_0, v0x5dc2c59dd790_0;
S_0x5dc2c59de590 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c59d7620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59de740 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c59de780 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c59de7c0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c59de800 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c59de840 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c59de880 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c59de8c0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c59de900 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c59de940 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c59e02d0_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a60f50;  1 drivers
v0x5dc2c59e03b0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a60ff0;  1 drivers
v0x5dc2c59e0490_0 .net "ina", 15 0, o0x7e694e5a08e8;  alias, 0 drivers
v0x5dc2c59e0550_0 .net "inb", 15 0, v0x5dc2c59e16a0_0;  1 drivers
v0x5dc2c59e0630_0 .net "out", 15 0, L_0x5dc2c5a61270;  alias, 1 drivers
v0x5dc2c59e0740_0 .net "overflow", 0 0, v0x5dc2c59e0190_0;  1 drivers
v0x5dc2c59e07e0_0 .net/s "res", 31 0, L_0x5dc2c5a610e0;  1 drivers
L_0x5dc2c5a60f50 .extend/s 32, o0x7e694e5a08e8;
L_0x5dc2c5a60ff0 .extend/s 32, v0x5dc2c59e16a0_0;
L_0x5dc2c5a610e0 .arith/mult 32, L_0x5dc2c5a60f50, L_0x5dc2c5a60ff0;
S_0x5dc2c59deea0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c59de590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59df080 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59df0c0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c59df100 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c59df140 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59df180 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59dfba0_0 .net "in", 31 0, L_0x5dc2c5a610e0;  alias, 1 drivers
v0x5dc2c59dfca0_0 .var "ini", 15 0;
v0x5dc2c59dfd80_0 .var "inr", 23 0;
v0x5dc2c59dfe70_0 .net "out", 15 0, L_0x5dc2c5a61270;  alias, 1 drivers
v0x5dc2c59dff80_0 .var "outf", 7 0;
v0x5dc2c59e00b0_0 .var "outi", 7 0;
v0x5dc2c59e0190_0 .var "overflow", 0 0;
L_0x5dc2c5a61270 .concat [ 8 8 0 0], v0x5dc2c59dff80_0, v0x5dc2c59e00b0_0;
S_0x5dc2c59df4c0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c59deea0;
 .timescale -9 -12;
S_0x5dc2c59df6c0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c59df4c0;
 .timescale -9 -12;
E_0x5dc2c59df8c0 .event anyedge, v0x5dc2c59dfba0_0, v0x5dc2c59dfd80_0;
S_0x5dc2c59df940 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59deea0;
 .timescale -9 -12;
E_0x5dc2c59dfb40 .event anyedge, v0x5dc2c59dfd80_0, v0x5dc2c59dfca0_0;
S_0x5dc2c59e1af0 .scope module, "pe12" "pe" 3 166, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c59e1ca0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c59e8920_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c59e89e0_0 .net/s "mac_out", 15 0, L_0x5dc2c5a72230;  1 drivers
v0x5dc2c59e8ad0_0 .net/s "mult_out", 15 0, L_0x5dc2c5a71ce0;  1 drivers
v0x5dc2c59e8b70_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a18d8;  alias, 0 drivers
v0x5dc2c59e8c30_0 .net "pe_enabled", 0 0, L_0x5dc2c5a722d0;  1 drivers
v0x5dc2c59e8cf0_0 .net/s "pe_input_in", 15 0, v0x5dc2c59e0de0_0;  alias, 1 drivers
v0x5dc2c59e8e00_0 .var/s "pe_input_out", 15 0;
L_0x7e694e557060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc2c59e8ee0_0 .net/s "pe_psum_in", 15 0, L_0x7e694e557060;  1 drivers
v0x5dc2c59e8ff0_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c59e9160_0 .net "pe_switch_in", 0 0, v0x5dc2c59e11e0_0;  alias, 1 drivers
v0x5dc2c59e9200_0 .var "pe_switch_out", 0 0;
v0x5dc2c59e92a0_0 .net "pe_valid_in", 0 0, v0x5dc2c59e1360_0;  alias, 1 drivers
v0x5dc2c59e9340_0 .var "pe_valid_out", 0 0;
v0x5dc2c59e93e0_0 .net/s "pe_weight_in", 15 0, o0x7e694e5a19f8;  alias, 0 drivers
v0x5dc2c59e94c0_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c59e95a0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c59e9640_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c59e9820_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c59e1d40 .event anyedge, v0x5dc2c59e11e0_0, v0x5dc2c59e9820_0;
S_0x5dc2c59e1da0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c59e1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59e1fa0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c59e1fe0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2020 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2060 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e20a0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e20e0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2120 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2160 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e21a0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e21e0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2220 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c59e5db0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a71d80;  1 drivers
v0x5dc2c59e5e90_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a71e70;  1 drivers
v0x5dc2c59e5f70_0 .net "ina", 15 0, L_0x5dc2c5a71ce0;  alias, 1 drivers
v0x5dc2c59e6040_0 .net "inaz", 15 0, L_0x5dc2c5a720f0;  1 drivers
v0x5dc2c59e6110_0 .net "inb", 15 0, L_0x7e694e557060;  alias, 1 drivers
v0x5dc2c59e6200_0 .net "inbz", 15 0, L_0x5dc2c5a72190;  1 drivers
v0x5dc2c59e62d0_0 .net "out", 15 0, L_0x5dc2c5a72230;  alias, 1 drivers
v0x5dc2c59e63a0_0 .net "overflow", 0 0, v0x5dc2c59e5c70_0;  1 drivers
v0x5dc2c59e6470_0 .net/s "res", 16 0, L_0x5dc2c5a71f60;  1 drivers
L_0x5dc2c5a71d80 .extend/s 17, L_0x5dc2c5a720f0;
L_0x5dc2c5a71e70 .extend/s 17, L_0x5dc2c5a72190;
L_0x5dc2c5a71f60 .arith/sum 17, L_0x5dc2c5a71d80, L_0x5dc2c5a71e70;
S_0x5dc2c59e2820 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c59e1da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59e2a20 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59e2a60 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2aa0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2ae0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e2b20 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59e3340_0 .net "in", 15 0, L_0x5dc2c5a71ce0;  alias, 1 drivers
v0x5dc2c59e3440_0 .var "ini", 7 0;
v0x5dc2c59e3520_0 .var "inr", 15 0;
v0x5dc2c59e3610_0 .net "out", 15 0, L_0x5dc2c5a720f0;  alias, 1 drivers
v0x5dc2c59e36f0_0 .var "outf", 7 0;
v0x5dc2c59e3820_0 .var "outi", 7 0;
v0x5dc2c59e3900_0 .var "overflow", 0 0;
L_0x5dc2c5a720f0 .concat [ 8 8 0 0], v0x5dc2c59e36f0_0, v0x5dc2c59e3820_0;
S_0x5dc2c59e2e60 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59e2820;
 .timescale -9 -12;
E_0x5dc2c59e3060 .event anyedge, v0x5dc2c59e3340_0;
S_0x5dc2c59e30e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59e2820;
 .timescale -9 -12;
E_0x5dc2c59e32e0 .event anyedge, v0x5dc2c59e3520_0, v0x5dc2c59e3440_0;
S_0x5dc2c59e3a40 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c59e1da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59e3c20 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59e3c60 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e3ca0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e3ce0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e3d20 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59e44f0_0 .net "in", 15 0, L_0x7e694e557060;  alias, 1 drivers
v0x5dc2c59e45f0_0 .var "ini", 7 0;
v0x5dc2c59e46d0_0 .var "inr", 15 0;
v0x5dc2c59e47c0_0 .net "out", 15 0, L_0x5dc2c5a72190;  alias, 1 drivers
v0x5dc2c59e48a0_0 .var "outf", 7 0;
v0x5dc2c59e49d0_0 .var "outi", 7 0;
v0x5dc2c59e4ab0_0 .var "overflow", 0 0;
L_0x5dc2c5a72190 .concat [ 8 8 0 0], v0x5dc2c59e48a0_0, v0x5dc2c59e49d0_0;
S_0x5dc2c59e4010 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59e3a40;
 .timescale -9 -12;
E_0x5dc2c59e4210 .event anyedge, v0x5dc2c59e44f0_0;
S_0x5dc2c59e4290 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59e3a40;
 .timescale -9 -12;
E_0x5dc2c59e4490 .event anyedge, v0x5dc2c59e46d0_0, v0x5dc2c59e45f0_0;
S_0x5dc2c59e4bf0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c59e1da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59e4dd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59e4e10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e4e50 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c59e4e90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e4ed0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59e56b0_0 .net "in", 16 0, L_0x5dc2c5a71f60;  alias, 1 drivers
v0x5dc2c59e57b0_0 .var "ini", 8 0;
v0x5dc2c59e5890_0 .var "inr", 16 0;
v0x5dc2c59e5980_0 .net "out", 15 0, L_0x5dc2c5a72230;  alias, 1 drivers
v0x5dc2c59e5a60_0 .var "outf", 7 0;
v0x5dc2c59e5b90_0 .var "outi", 7 0;
v0x5dc2c59e5c70_0 .var "overflow", 0 0;
L_0x5dc2c5a72230 .concat [ 8 8 0 0], v0x5dc2c59e5a60_0, v0x5dc2c59e5b90_0;
S_0x5dc2c59e51f0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59e4bf0;
 .timescale -9 -12;
E_0x5dc2c59e53d0 .event anyedge, v0x5dc2c59e56b0_0;
S_0x5dc2c59e5450 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59e4bf0;
 .timescale -9 -12;
E_0x5dc2c59e5650 .event anyedge, v0x5dc2c59e5890_0, v0x5dc2c59e57b0_0;
S_0x5dc2c59e65b0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c59e1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59e6760 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c59e67a0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e67e0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e6820 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e6860 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e68a0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e68e0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e6920 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c59e6960 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c59e82f0_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a71980;  1 drivers
v0x5dc2c59e83d0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a71ab0;  1 drivers
v0x5dc2c59e84b0_0 .net "ina", 15 0, v0x5dc2c59e0de0_0;  alias, 1 drivers
v0x5dc2c59e8550_0 .net "inb", 15 0, v0x5dc2c59e9640_0;  1 drivers
v0x5dc2c59e8610_0 .net "out", 15 0, L_0x5dc2c5a71ce0;  alias, 1 drivers
v0x5dc2c59e8720_0 .net "overflow", 0 0, v0x5dc2c59e81b0_0;  1 drivers
v0x5dc2c59e87c0_0 .net/s "res", 31 0, L_0x5dc2c5a71b50;  1 drivers
L_0x5dc2c5a71980 .extend/s 32, v0x5dc2c59e0de0_0;
L_0x5dc2c5a71ab0 .extend/s 32, v0x5dc2c59e9640_0;
L_0x5dc2c5a71b50 .arith/mult 32, L_0x5dc2c5a71980, L_0x5dc2c5a71ab0;
S_0x5dc2c59e6ec0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c59e65b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59e70a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59e70e0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c59e7120 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c59e7160 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59e71a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59e7bc0_0 .net "in", 31 0, L_0x5dc2c5a71b50;  alias, 1 drivers
v0x5dc2c59e7cc0_0 .var "ini", 15 0;
v0x5dc2c59e7da0_0 .var "inr", 23 0;
v0x5dc2c59e7e90_0 .net "out", 15 0, L_0x5dc2c5a71ce0;  alias, 1 drivers
v0x5dc2c59e7fa0_0 .var "outf", 7 0;
v0x5dc2c59e80d0_0 .var "outi", 7 0;
v0x5dc2c59e81b0_0 .var "overflow", 0 0;
L_0x5dc2c5a71ce0 .concat [ 8 8 0 0], v0x5dc2c59e7fa0_0, v0x5dc2c59e80d0_0;
S_0x5dc2c59e74e0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c59e6ec0;
 .timescale -9 -12;
S_0x5dc2c59e76e0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c59e74e0;
 .timescale -9 -12;
E_0x5dc2c59e78e0 .event anyedge, v0x5dc2c59e7bc0_0, v0x5dc2c59e7da0_0;
S_0x5dc2c59e7960 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59e6ec0;
 .timescale -9 -12;
E_0x5dc2c59e7b60 .event anyedge, v0x5dc2c59e7da0_0, v0x5dc2c59e7cc0_0;
S_0x5dc2c59e9aa0 .scope module, "pe13" "pe" 3 187, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c59e9c60 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c59f0910_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c59f0a20_0 .net/s "mac_out", 15 0, L_0x5dc2c5a72c70;  1 drivers
v0x5dc2c59f0b30_0 .net/s "mult_out", 15 0, L_0x5dc2c5a72720;  1 drivers
v0x5dc2c59f0bd0_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a26e8;  alias, 0 drivers
v0x5dc2c59f0c90_0 .net "pe_enabled", 0 0, L_0x5dc2c5a72d10;  1 drivers
v0x5dc2c59f0d50_0 .net/s "pe_input_in", 15 0, v0x5dc2c59e8e00_0;  alias, 1 drivers
v0x5dc2c59f0e60_0 .var/s "pe_input_out", 15 0;
L_0x7e694e5570a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc2c59f0f40_0 .net/s "pe_psum_in", 15 0, L_0x7e694e5570a8;  1 drivers
v0x5dc2c59f1050_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c59f11c0_0 .net "pe_switch_in", 0 0, v0x5dc2c59e9200_0;  alias, 1 drivers
v0x5dc2c59f1260_0 .var "pe_switch_out", 0 0;
v0x5dc2c59f1300_0 .net "pe_valid_in", 0 0, v0x5dc2c59e9340_0;  alias, 1 drivers
v0x5dc2c59f13a0_0 .var "pe_valid_out", 0 0;
v0x5dc2c59f1440_0 .net/s "pe_weight_in", 15 0, o0x7e694e5a2808;  alias, 0 drivers
v0x5dc2c59f1520_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c59f1600_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c59f16a0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c59f1870_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c59e9d30 .event anyedge, v0x5dc2c59e9200_0, v0x5dc2c59f1870_0;
S_0x5dc2c59e9d90 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c59e9aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59e9f90 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c59e9fd0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea010 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea050 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea090 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea0d0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea110 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea150 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea190 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea1d0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ea210 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c59edda0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a727c0;  1 drivers
v0x5dc2c59ede80_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a728b0;  1 drivers
v0x5dc2c59edf60_0 .net "ina", 15 0, L_0x5dc2c5a72720;  alias, 1 drivers
v0x5dc2c59ee030_0 .net "inaz", 15 0, L_0x5dc2c5a72b30;  1 drivers
v0x5dc2c59ee100_0 .net "inb", 15 0, L_0x7e694e5570a8;  alias, 1 drivers
v0x5dc2c59ee1f0_0 .net "inbz", 15 0, L_0x5dc2c5a72bd0;  1 drivers
v0x5dc2c59ee2c0_0 .net "out", 15 0, L_0x5dc2c5a72c70;  alias, 1 drivers
v0x5dc2c59ee390_0 .net "overflow", 0 0, v0x5dc2c59edc60_0;  1 drivers
v0x5dc2c59ee460_0 .net/s "res", 16 0, L_0x5dc2c5a729a0;  1 drivers
L_0x5dc2c5a727c0 .extend/s 17, L_0x5dc2c5a72b30;
L_0x5dc2c5a728b0 .extend/s 17, L_0x5dc2c5a72bd0;
L_0x5dc2c5a729a0 .arith/sum 17, L_0x5dc2c5a727c0, L_0x5dc2c5a728b0;
S_0x5dc2c59ea810 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c59e9d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59eaa10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59eaa50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59eaa90 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59eaad0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59eab10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59eb330_0 .net "in", 15 0, L_0x5dc2c5a72720;  alias, 1 drivers
v0x5dc2c59eb430_0 .var "ini", 7 0;
v0x5dc2c59eb510_0 .var "inr", 15 0;
v0x5dc2c59eb600_0 .net "out", 15 0, L_0x5dc2c5a72b30;  alias, 1 drivers
v0x5dc2c59eb6e0_0 .var "outf", 7 0;
v0x5dc2c59eb810_0 .var "outi", 7 0;
v0x5dc2c59eb8f0_0 .var "overflow", 0 0;
L_0x5dc2c5a72b30 .concat [ 8 8 0 0], v0x5dc2c59eb6e0_0, v0x5dc2c59eb810_0;
S_0x5dc2c59eae50 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59ea810;
 .timescale -9 -12;
E_0x5dc2c59eb050 .event anyedge, v0x5dc2c59eb330_0;
S_0x5dc2c59eb0d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59ea810;
 .timescale -9 -12;
E_0x5dc2c59eb2d0 .event anyedge, v0x5dc2c59eb510_0, v0x5dc2c59eb430_0;
S_0x5dc2c59eba30 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c59e9d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59ebc10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59ebc50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ebc90 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ebcd0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ebd10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59ec4e0_0 .net "in", 15 0, L_0x7e694e5570a8;  alias, 1 drivers
v0x5dc2c59ec5e0_0 .var "ini", 7 0;
v0x5dc2c59ec6c0_0 .var "inr", 15 0;
v0x5dc2c59ec7b0_0 .net "out", 15 0, L_0x5dc2c5a72bd0;  alias, 1 drivers
v0x5dc2c59ec890_0 .var "outf", 7 0;
v0x5dc2c59ec9c0_0 .var "outi", 7 0;
v0x5dc2c59ecaa0_0 .var "overflow", 0 0;
L_0x5dc2c5a72bd0 .concat [ 8 8 0 0], v0x5dc2c59ec890_0, v0x5dc2c59ec9c0_0;
S_0x5dc2c59ec000 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59eba30;
 .timescale -9 -12;
E_0x5dc2c59ec200 .event anyedge, v0x5dc2c59ec4e0_0;
S_0x5dc2c59ec280 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59eba30;
 .timescale -9 -12;
E_0x5dc2c59ec480 .event anyedge, v0x5dc2c59ec6c0_0, v0x5dc2c59ec5e0_0;
S_0x5dc2c59ecbe0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c59e9d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59ecdc0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59ece00 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ece40 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c59ece80 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ecec0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59ed6a0_0 .net "in", 16 0, L_0x5dc2c5a729a0;  alias, 1 drivers
v0x5dc2c59ed7a0_0 .var "ini", 8 0;
v0x5dc2c59ed880_0 .var "inr", 16 0;
v0x5dc2c59ed970_0 .net "out", 15 0, L_0x5dc2c5a72c70;  alias, 1 drivers
v0x5dc2c59eda50_0 .var "outf", 7 0;
v0x5dc2c59edb80_0 .var "outi", 7 0;
v0x5dc2c59edc60_0 .var "overflow", 0 0;
L_0x5dc2c5a72c70 .concat [ 8 8 0 0], v0x5dc2c59eda50_0, v0x5dc2c59edb80_0;
S_0x5dc2c59ed1e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59ecbe0;
 .timescale -9 -12;
E_0x5dc2c59ed3c0 .event anyedge, v0x5dc2c59ed6a0_0;
S_0x5dc2c59ed440 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59ecbe0;
 .timescale -9 -12;
E_0x5dc2c59ed640 .event anyedge, v0x5dc2c59ed880_0, v0x5dc2c59ed7a0_0;
S_0x5dc2c59ee5a0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c59e9aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59ee750 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c59ee790 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ee7d0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ee810 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ee850 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ee890 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ee8d0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ee910 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c59ee950 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c59f02e0_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a723c0;  1 drivers
v0x5dc2c59f03c0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a724f0;  1 drivers
v0x5dc2c59f04a0_0 .net "ina", 15 0, v0x5dc2c59e8e00_0;  alias, 1 drivers
v0x5dc2c59f0540_0 .net "inb", 15 0, v0x5dc2c59f16a0_0;  1 drivers
v0x5dc2c59f0600_0 .net "out", 15 0, L_0x5dc2c5a72720;  alias, 1 drivers
v0x5dc2c59f0710_0 .net "overflow", 0 0, v0x5dc2c59f01a0_0;  1 drivers
v0x5dc2c59f07b0_0 .net/s "res", 31 0, L_0x5dc2c5a72590;  1 drivers
L_0x5dc2c5a723c0 .extend/s 32, v0x5dc2c59e8e00_0;
L_0x5dc2c5a724f0 .extend/s 32, v0x5dc2c59f16a0_0;
L_0x5dc2c5a72590 .arith/mult 32, L_0x5dc2c5a723c0, L_0x5dc2c5a724f0;
S_0x5dc2c59eeeb0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c59ee5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59ef090 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59ef0d0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c59ef110 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c59ef150 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ef190 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59efbb0_0 .net "in", 31 0, L_0x5dc2c5a72590;  alias, 1 drivers
v0x5dc2c59efcb0_0 .var "ini", 15 0;
v0x5dc2c59efd90_0 .var "inr", 23 0;
v0x5dc2c59efe80_0 .net "out", 15 0, L_0x5dc2c5a72720;  alias, 1 drivers
v0x5dc2c59eff90_0 .var "outf", 7 0;
v0x5dc2c59f00c0_0 .var "outi", 7 0;
v0x5dc2c59f01a0_0 .var "overflow", 0 0;
L_0x5dc2c5a72720 .concat [ 8 8 0 0], v0x5dc2c59eff90_0, v0x5dc2c59f00c0_0;
S_0x5dc2c59ef4d0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c59eeeb0;
 .timescale -9 -12;
S_0x5dc2c59ef6d0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c59ef4d0;
 .timescale -9 -12;
E_0x5dc2c59ef8d0 .event anyedge, v0x5dc2c59efbb0_0, v0x5dc2c59efd90_0;
S_0x5dc2c59ef950 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59eeeb0;
 .timescale -9 -12;
E_0x5dc2c59efb50 .event anyedge, v0x5dc2c59efd90_0, v0x5dc2c59efcb0_0;
S_0x5dc2c59f1af0 .scope module, "pe14" "pe" 3 208, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c59f1cd0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c59f8980_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c59f8a40_0 .net/s "mac_out", 15 0, L_0x5dc2c5a736c0;  1 drivers
v0x5dc2c59f8b50_0 .net/s "mult_out", 15 0, L_0x5dc2c5a73170;  1 drivers
v0x5dc2c59f8bf0_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a34f8;  alias, 0 drivers
v0x5dc2c59f8cb0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a73790;  1 drivers
v0x5dc2c59f8d70_0 .net/s "pe_input_in", 15 0, v0x5dc2c59f0e60_0;  alias, 1 drivers
v0x5dc2c59f8e80_0 .var/s "pe_input_out", 15 0;
L_0x7e694e5570f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dc2c59f8f60_0 .net/s "pe_psum_in", 15 0, L_0x7e694e5570f0;  1 drivers
v0x5dc2c59f9070_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c59f91e0_0 .net "pe_switch_in", 0 0, v0x5dc2c59f1260_0;  alias, 1 drivers
v0x5dc2c59f9280_0 .var "pe_switch_out", 0 0;
v0x5dc2c59f9320_0 .net "pe_valid_in", 0 0, v0x5dc2c59f13a0_0;  alias, 1 drivers
v0x5dc2c59f93c0_0 .var "pe_valid_out", 0 0;
v0x5dc2c59f9460_0 .net/s "pe_weight_in", 15 0, o0x7e694e5a3618;  alias, 0 drivers
v0x5dc2c59f9540_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c59f9620_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c59f96c0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c59f9890_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c59f1d70 .event anyedge, v0x5dc2c59f1260_0, v0x5dc2c59f9890_0;
S_0x5dc2c59f1df0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c59f1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59f1ff0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c59f2030 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2070 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f20b0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f20f0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2130 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2170 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f21b0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f21f0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2230 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2270 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c59f5da0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a73210;  1 drivers
v0x5dc2c59f5e80_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a73300;  1 drivers
v0x5dc2c59f5f60_0 .net "ina", 15 0, L_0x5dc2c5a73170;  alias, 1 drivers
v0x5dc2c59f6030_0 .net "inaz", 15 0, L_0x5dc2c5a73580;  1 drivers
v0x5dc2c59f6100_0 .net "inb", 15 0, L_0x7e694e5570f0;  alias, 1 drivers
v0x5dc2c59f61f0_0 .net "inbz", 15 0, L_0x5dc2c5a73620;  1 drivers
v0x5dc2c59f62c0_0 .net "out", 15 0, L_0x5dc2c5a736c0;  alias, 1 drivers
v0x5dc2c59f6390_0 .net "overflow", 0 0, v0x5dc2c59f5c60_0;  1 drivers
v0x5dc2c59f6460_0 .net/s "res", 16 0, L_0x5dc2c5a733f0;  1 drivers
L_0x5dc2c5a73210 .extend/s 17, L_0x5dc2c5a73580;
L_0x5dc2c5a73300 .extend/s 17, L_0x5dc2c5a73620;
L_0x5dc2c5a733f0 .arith/sum 17, L_0x5dc2c5a73210, L_0x5dc2c5a73300;
S_0x5dc2c59f2810 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c59f1df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59f2a10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59f2a50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2a90 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2ad0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f2b10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59f3330_0 .net "in", 15 0, L_0x5dc2c5a73170;  alias, 1 drivers
v0x5dc2c59f3430_0 .var "ini", 7 0;
v0x5dc2c59f3510_0 .var "inr", 15 0;
v0x5dc2c59f3600_0 .net "out", 15 0, L_0x5dc2c5a73580;  alias, 1 drivers
v0x5dc2c59f36e0_0 .var "outf", 7 0;
v0x5dc2c59f3810_0 .var "outi", 7 0;
v0x5dc2c59f38f0_0 .var "overflow", 0 0;
L_0x5dc2c5a73580 .concat [ 8 8 0 0], v0x5dc2c59f36e0_0, v0x5dc2c59f3810_0;
S_0x5dc2c59f2e50 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59f2810;
 .timescale -9 -12;
E_0x5dc2c59f3050 .event anyedge, v0x5dc2c59f3330_0;
S_0x5dc2c59f30d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59f2810;
 .timescale -9 -12;
E_0x5dc2c59f32d0 .event anyedge, v0x5dc2c59f3510_0, v0x5dc2c59f3430_0;
S_0x5dc2c59f3a30 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c59f1df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59f3c10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59f3c50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f3c90 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f3cd0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f3d10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59f44e0_0 .net "in", 15 0, L_0x7e694e5570f0;  alias, 1 drivers
v0x5dc2c59f45e0_0 .var "ini", 7 0;
v0x5dc2c59f46c0_0 .var "inr", 15 0;
v0x5dc2c59f47b0_0 .net "out", 15 0, L_0x5dc2c5a73620;  alias, 1 drivers
v0x5dc2c59f4890_0 .var "outf", 7 0;
v0x5dc2c59f49c0_0 .var "outi", 7 0;
v0x5dc2c59f4aa0_0 .var "overflow", 0 0;
L_0x5dc2c5a73620 .concat [ 8 8 0 0], v0x5dc2c59f4890_0, v0x5dc2c59f49c0_0;
S_0x5dc2c59f4000 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59f3a30;
 .timescale -9 -12;
E_0x5dc2c59f4200 .event anyedge, v0x5dc2c59f44e0_0;
S_0x5dc2c59f4280 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59f3a30;
 .timescale -9 -12;
E_0x5dc2c59f4480 .event anyedge, v0x5dc2c59f46c0_0, v0x5dc2c59f45e0_0;
S_0x5dc2c59f4be0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c59f1df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59f4dc0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59f4e00 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f4e40 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c59f4e80 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f4ec0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59f56a0_0 .net "in", 16 0, L_0x5dc2c5a733f0;  alias, 1 drivers
v0x5dc2c59f57a0_0 .var "ini", 8 0;
v0x5dc2c59f5880_0 .var "inr", 16 0;
v0x5dc2c59f5970_0 .net "out", 15 0, L_0x5dc2c5a736c0;  alias, 1 drivers
v0x5dc2c59f5a50_0 .var "outf", 7 0;
v0x5dc2c59f5b80_0 .var "outi", 7 0;
v0x5dc2c59f5c60_0 .var "overflow", 0 0;
L_0x5dc2c5a736c0 .concat [ 8 8 0 0], v0x5dc2c59f5a50_0, v0x5dc2c59f5b80_0;
S_0x5dc2c59f51e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59f4be0;
 .timescale -9 -12;
E_0x5dc2c59f53c0 .event anyedge, v0x5dc2c59f56a0_0;
S_0x5dc2c59f5440 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59f4be0;
 .timescale -9 -12;
E_0x5dc2c59f5640 .event anyedge, v0x5dc2c59f5880_0, v0x5dc2c59f57a0_0;
S_0x5dc2c59f65a0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c59f1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59f6750 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c59f6790 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f67d0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f6810 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f6850 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f6890 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f68d0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f6910 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c59f6950 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c59f8350_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a72db0;  1 drivers
v0x5dc2c59f8430_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a72f10;  1 drivers
v0x5dc2c59f8510_0 .net "ina", 15 0, v0x5dc2c59f0e60_0;  alias, 1 drivers
v0x5dc2c59f85b0_0 .net "inb", 15 0, v0x5dc2c59f96c0_0;  1 drivers
v0x5dc2c59f8670_0 .net "out", 15 0, L_0x5dc2c5a73170;  alias, 1 drivers
v0x5dc2c59f8780_0 .net "overflow", 0 0, v0x5dc2c59f8210_0;  1 drivers
v0x5dc2c59f8820_0 .net/s "res", 31 0, L_0x5dc2c5a72fe0;  1 drivers
L_0x5dc2c5a72db0 .extend/s 32, v0x5dc2c59f0e60_0;
L_0x5dc2c5a72f10 .extend/s 32, v0x5dc2c59f96c0_0;
L_0x5dc2c5a72fe0 .arith/mult 32, L_0x5dc2c5a72db0, L_0x5dc2c5a72f10;
S_0x5dc2c59f6f20 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c59f65a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59f7100 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59f7140 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c59f7180 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c59f71c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59f7200 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59f7c20_0 .net "in", 31 0, L_0x5dc2c5a72fe0;  alias, 1 drivers
v0x5dc2c59f7d20_0 .var "ini", 15 0;
v0x5dc2c59f7e00_0 .var "inr", 23 0;
v0x5dc2c59f7ef0_0 .net "out", 15 0, L_0x5dc2c5a73170;  alias, 1 drivers
v0x5dc2c59f8000_0 .var "outf", 7 0;
v0x5dc2c59f8130_0 .var "outi", 7 0;
v0x5dc2c59f8210_0 .var "overflow", 0 0;
L_0x5dc2c5a73170 .concat [ 8 8 0 0], v0x5dc2c59f8000_0, v0x5dc2c59f8130_0;
S_0x5dc2c59f7540 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c59f6f20;
 .timescale -9 -12;
S_0x5dc2c59f7740 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c59f7540;
 .timescale -9 -12;
E_0x5dc2c59f7940 .event anyedge, v0x5dc2c59f7c20_0, v0x5dc2c59f7e00_0;
S_0x5dc2c59f79c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59f6f20;
 .timescale -9 -12;
E_0x5dc2c59f7bc0 .event anyedge, v0x5dc2c59f7e00_0, v0x5dc2c59f7d20_0;
S_0x5dc2c59f9b10 .scope module, "pe21" "pe" 3 231, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c59f9cf0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a00a50_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a00b10_0 .net/s "mac_out", 15 0, L_0x5dc2c5a741a0;  1 drivers
v0x5dc2c5a00bd0_0 .net/s "mult_out", 15 0, L_0x5dc2c5a73c50;  1 drivers
v0x5dc2c5a00d00_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a0a38;  alias, 0 drivers
v0x5dc2c5a00da0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a74270;  1 drivers
v0x5dc2c5a00e40_0 .net/s "pe_input_in", 15 0, o0x7e694e5a41e8;  alias, 0 drivers
v0x5dc2c5a00f00_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a00fc0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c59e0fb0_0;  alias, 1 drivers
v0x5dc2c5a01080_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a011f0_0 .net "pe_switch_in", 0 0, v0x5dc2c59e11e0_0;  alias, 1 drivers
v0x5dc2c5a01290_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a01350_0 .net "pe_valid_in", 0 0, v0x5dc2c59e1360_0;  alias, 1 drivers
v0x5dc2c5a01440_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a01500_0 .net/s "pe_weight_in", 15 0, v0x5dc2c59e1500_0;  alias, 1 drivers
v0x5dc2c5a015c0_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a01680_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a017b0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a01980_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c59f9d90 .event anyedge, v0x5dc2c59e11e0_0, v0x5dc2c5a01980_0;
S_0x5dc2c59f9e10 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c59f9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59fa010 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c59fa050 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa090 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa0d0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa110 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa150 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa190 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa1d0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa210 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa250 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fa290 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c59fde50_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a73cf0;  1 drivers
v0x5dc2c59fdf30_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a73de0;  1 drivers
v0x5dc2c59fe010_0 .net "ina", 15 0, L_0x5dc2c5a73c50;  alias, 1 drivers
v0x5dc2c59fe0e0_0 .net "inaz", 15 0, L_0x5dc2c5a74060;  1 drivers
v0x5dc2c59fe1b0_0 .net "inb", 15 0, v0x5dc2c59e0fb0_0;  alias, 1 drivers
v0x5dc2c59fe2f0_0 .net "inbz", 15 0, L_0x5dc2c5a74100;  1 drivers
v0x5dc2c59fe3b0_0 .net "out", 15 0, L_0x5dc2c5a741a0;  alias, 1 drivers
v0x5dc2c59fe450_0 .net "overflow", 0 0, v0x5dc2c59fdd10_0;  1 drivers
v0x5dc2c59fe520_0 .net/s "res", 16 0, L_0x5dc2c5a73ed0;  1 drivers
L_0x5dc2c5a73cf0 .extend/s 17, L_0x5dc2c5a74060;
L_0x5dc2c5a73de0 .extend/s 17, L_0x5dc2c5a74100;
L_0x5dc2c5a73ed0 .arith/sum 17, L_0x5dc2c5a73cf0, L_0x5dc2c5a73de0;
S_0x5dc2c59fa8d0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c59f9e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59faad0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59fab10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fab50 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fab90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fabd0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59fb3f0_0 .net "in", 15 0, L_0x5dc2c5a73c50;  alias, 1 drivers
v0x5dc2c59fb4f0_0 .var "ini", 7 0;
v0x5dc2c59fb5d0_0 .var "inr", 15 0;
v0x5dc2c59fb6c0_0 .net "out", 15 0, L_0x5dc2c5a74060;  alias, 1 drivers
v0x5dc2c59fb7a0_0 .var "outf", 7 0;
v0x5dc2c59fb8d0_0 .var "outi", 7 0;
v0x5dc2c59fb9b0_0 .var "overflow", 0 0;
L_0x5dc2c5a74060 .concat [ 8 8 0 0], v0x5dc2c59fb7a0_0, v0x5dc2c59fb8d0_0;
S_0x5dc2c59faf10 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59fa8d0;
 .timescale -9 -12;
E_0x5dc2c59fb110 .event anyedge, v0x5dc2c59fb3f0_0;
S_0x5dc2c59fb190 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59fa8d0;
 .timescale -9 -12;
E_0x5dc2c59fb390 .event anyedge, v0x5dc2c59fb5d0_0, v0x5dc2c59fb4f0_0;
S_0x5dc2c59fbaf0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c59f9e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59fbcd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c59fbd10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fbd50 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fbd90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fbdd0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59fc5a0_0 .net "in", 15 0, v0x5dc2c59e0fb0_0;  alias, 1 drivers
v0x5dc2c59fc6b0_0 .var "ini", 7 0;
v0x5dc2c59fc770_0 .var "inr", 15 0;
v0x5dc2c59fc860_0 .net "out", 15 0, L_0x5dc2c5a74100;  alias, 1 drivers
v0x5dc2c59fc940_0 .var "outf", 7 0;
v0x5dc2c59fca70_0 .var "outi", 7 0;
v0x5dc2c59fcb50_0 .var "overflow", 0 0;
L_0x5dc2c5a74100 .concat [ 8 8 0 0], v0x5dc2c59fc940_0, v0x5dc2c59fca70_0;
S_0x5dc2c59fc0c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59fbaf0;
 .timescale -9 -12;
E_0x5dc2c59fc2c0 .event anyedge, v0x5dc2c59e0fb0_0;
S_0x5dc2c59fc340 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59fbaf0;
 .timescale -9 -12;
E_0x5dc2c59fc540 .event anyedge, v0x5dc2c59fc770_0, v0x5dc2c59fc6b0_0;
S_0x5dc2c59fcc90 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c59f9e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59fce70 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59fceb0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fcef0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c59fcf30 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fcf70 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59fd750_0 .net "in", 16 0, L_0x5dc2c5a73ed0;  alias, 1 drivers
v0x5dc2c59fd850_0 .var "ini", 8 0;
v0x5dc2c59fd930_0 .var "inr", 16 0;
v0x5dc2c59fda20_0 .net "out", 15 0, L_0x5dc2c5a741a0;  alias, 1 drivers
v0x5dc2c59fdb00_0 .var "outf", 7 0;
v0x5dc2c59fdc30_0 .var "outi", 7 0;
v0x5dc2c59fdd10_0 .var "overflow", 0 0;
L_0x5dc2c5a741a0 .concat [ 8 8 0 0], v0x5dc2c59fdb00_0, v0x5dc2c59fdc30_0;
S_0x5dc2c59fd290 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c59fcc90;
 .timescale -9 -12;
E_0x5dc2c59fd470 .event anyedge, v0x5dc2c59fd750_0;
S_0x5dc2c59fd4f0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59fcc90;
 .timescale -9 -12;
E_0x5dc2c59fd6f0 .event anyedge, v0x5dc2c59fd930_0, v0x5dc2c59fd850_0;
S_0x5dc2c59fe660 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c59f9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c59fe810 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c59fe850 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fe890 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fe8d0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fe910 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fe950 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fe990 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c59fe9d0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c59fea10 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a00410_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a73920;  1 drivers
v0x5dc2c5a004f0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a739f0;  1 drivers
v0x5dc2c5a005d0_0 .net "ina", 15 0, o0x7e694e5a41e8;  alias, 0 drivers
v0x5dc2c5a00690_0 .net "inb", 15 0, v0x5dc2c5a017b0_0;  1 drivers
v0x5dc2c5a00770_0 .net "out", 15 0, L_0x5dc2c5a73c50;  alias, 1 drivers
v0x5dc2c5a00880_0 .net "overflow", 0 0, v0x5dc2c5a002d0_0;  1 drivers
v0x5dc2c5a00920_0 .net/s "res", 31 0, L_0x5dc2c5a73ac0;  1 drivers
L_0x5dc2c5a73920 .extend/s 32, o0x7e694e5a41e8;
L_0x5dc2c5a739f0 .extend/s 32, v0x5dc2c5a017b0_0;
L_0x5dc2c5a73ac0 .arith/mult 32, L_0x5dc2c5a73920, L_0x5dc2c5a739f0;
S_0x5dc2c59fefe0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c59fe660;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c59ff1c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c59ff200 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c59ff240 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c59ff280 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c59ff2c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c59ffce0_0 .net "in", 31 0, L_0x5dc2c5a73ac0;  alias, 1 drivers
v0x5dc2c59ffde0_0 .var "ini", 15 0;
v0x5dc2c59ffec0_0 .var "inr", 23 0;
v0x5dc2c59fffb0_0 .net "out", 15 0, L_0x5dc2c5a73c50;  alias, 1 drivers
v0x5dc2c5a000c0_0 .var "outf", 7 0;
v0x5dc2c5a001f0_0 .var "outi", 7 0;
v0x5dc2c5a002d0_0 .var "overflow", 0 0;
L_0x5dc2c5a73c50 .concat [ 8 8 0 0], v0x5dc2c5a000c0_0, v0x5dc2c5a001f0_0;
S_0x5dc2c59ff600 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c59fefe0;
 .timescale -9 -12;
S_0x5dc2c59ff800 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c59ff600;
 .timescale -9 -12;
E_0x5dc2c59ffa00 .event anyedge, v0x5dc2c59ffce0_0, v0x5dc2c59ffec0_0;
S_0x5dc2c59ffa80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c59fefe0;
 .timescale -9 -12;
E_0x5dc2c59ffc80 .event anyedge, v0x5dc2c59ffec0_0, v0x5dc2c59ffde0_0;
S_0x5dc2c5a01c00 .scope module, "pe22" "pe" 3 252, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a01d90 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a08b40_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a08c00_0 .net/s "mac_out", 15 0, L_0x5dc2c5a74c50;  1 drivers
v0x5dc2c5a08d10_0 .net/s "mult_out", 15 0, L_0x5dc2c5a74700;  1 drivers
v0x5dc2c5a08db0_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a18d8;  alias, 0 drivers
v0x5dc2c5a08e50_0 .net "pe_enabled", 0 0, L_0x5dc2c5a74d20;  1 drivers
v0x5dc2c5a08ef0_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a00f00_0;  alias, 1 drivers
v0x5dc2c5a09000_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a090e0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c59e8ff0_0;  alias, 1 drivers
v0x5dc2c5a091a0_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a09310_0 .net "pe_switch_in", 0 0, v0x5dc2c59e9200_0;  alias, 1 drivers
v0x5dc2c5a093b0_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a09470_0 .net "pe_valid_in", 0 0, v0x5dc2c59e9340_0;  alias, 1 drivers
v0x5dc2c5a09560_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a09620_0 .net/s "pe_weight_in", 15 0, v0x5dc2c59e94c0_0;  alias, 1 drivers
v0x5dc2c5a096e0_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a097a0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a09840_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a09a10_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a01e60 .event anyedge, v0x5dc2c59e9200_0, v0x5dc2c5a09a10_0;
S_0x5dc2c5a01ee0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a01c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a020e0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a02120 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02160 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a021a0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a021e0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02220 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02260 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a022a0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a022e0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02320 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02360 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a05f50_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a747a0;  1 drivers
v0x5dc2c5a06030_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a74890;  1 drivers
v0x5dc2c5a06110_0 .net "ina", 15 0, L_0x5dc2c5a74700;  alias, 1 drivers
v0x5dc2c5a061e0_0 .net "inaz", 15 0, L_0x5dc2c5a74b10;  1 drivers
v0x5dc2c5a062b0_0 .net "inb", 15 0, v0x5dc2c59e8ff0_0;  alias, 1 drivers
v0x5dc2c5a063f0_0 .net "inbz", 15 0, L_0x5dc2c5a74bb0;  1 drivers
v0x5dc2c5a064b0_0 .net "out", 15 0, L_0x5dc2c5a74c50;  alias, 1 drivers
v0x5dc2c5a06550_0 .net "overflow", 0 0, v0x5dc2c5a05e10_0;  1 drivers
v0x5dc2c5a06620_0 .net/s "res", 16 0, L_0x5dc2c5a74980;  1 drivers
L_0x5dc2c5a747a0 .extend/s 17, L_0x5dc2c5a74b10;
L_0x5dc2c5a74890 .extend/s 17, L_0x5dc2c5a74bb0;
L_0x5dc2c5a74980 .arith/sum 17, L_0x5dc2c5a747a0, L_0x5dc2c5a74890;
S_0x5dc2c5a029d0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a01ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a02bd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a02c10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02c50 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02c90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a02cd0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a034f0_0 .net "in", 15 0, L_0x5dc2c5a74700;  alias, 1 drivers
v0x5dc2c5a035f0_0 .var "ini", 7 0;
v0x5dc2c5a036d0_0 .var "inr", 15 0;
v0x5dc2c5a037c0_0 .net "out", 15 0, L_0x5dc2c5a74b10;  alias, 1 drivers
v0x5dc2c5a038a0_0 .var "outf", 7 0;
v0x5dc2c5a039d0_0 .var "outi", 7 0;
v0x5dc2c5a03ab0_0 .var "overflow", 0 0;
L_0x5dc2c5a74b10 .concat [ 8 8 0 0], v0x5dc2c5a038a0_0, v0x5dc2c5a039d0_0;
S_0x5dc2c5a03010 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a029d0;
 .timescale -9 -12;
E_0x5dc2c5a03210 .event anyedge, v0x5dc2c5a034f0_0;
S_0x5dc2c5a03290 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a029d0;
 .timescale -9 -12;
E_0x5dc2c5a03490 .event anyedge, v0x5dc2c5a036d0_0, v0x5dc2c5a035f0_0;
S_0x5dc2c5a03bf0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a01ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a03dd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a03e10 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a03e50 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a03e90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a03ed0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a046a0_0 .net "in", 15 0, v0x5dc2c59e8ff0_0;  alias, 1 drivers
v0x5dc2c5a047b0_0 .var "ini", 7 0;
v0x5dc2c5a04870_0 .var "inr", 15 0;
v0x5dc2c5a04960_0 .net "out", 15 0, L_0x5dc2c5a74bb0;  alias, 1 drivers
v0x5dc2c5a04a40_0 .var "outf", 7 0;
v0x5dc2c5a04b70_0 .var "outi", 7 0;
v0x5dc2c5a04c50_0 .var "overflow", 0 0;
L_0x5dc2c5a74bb0 .concat [ 8 8 0 0], v0x5dc2c5a04a40_0, v0x5dc2c5a04b70_0;
S_0x5dc2c5a041c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a03bf0;
 .timescale -9 -12;
E_0x5dc2c5a043c0 .event anyedge, v0x5dc2c59e8ff0_0;
S_0x5dc2c5a04440 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a03bf0;
 .timescale -9 -12;
E_0x5dc2c5a04640 .event anyedge, v0x5dc2c5a04870_0, v0x5dc2c5a047b0_0;
S_0x5dc2c5a04d90 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a01ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a04f70 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a04fb0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a04ff0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a05030 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a05070 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a05850_0 .net "in", 16 0, L_0x5dc2c5a74980;  alias, 1 drivers
v0x5dc2c5a05950_0 .var "ini", 8 0;
v0x5dc2c5a05a30_0 .var "inr", 16 0;
v0x5dc2c5a05b20_0 .net "out", 15 0, L_0x5dc2c5a74c50;  alias, 1 drivers
v0x5dc2c5a05c00_0 .var "outf", 7 0;
v0x5dc2c5a05d30_0 .var "outi", 7 0;
v0x5dc2c5a05e10_0 .var "overflow", 0 0;
L_0x5dc2c5a74c50 .concat [ 8 8 0 0], v0x5dc2c5a05c00_0, v0x5dc2c5a05d30_0;
S_0x5dc2c5a05390 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a04d90;
 .timescale -9 -12;
E_0x5dc2c5a05570 .event anyedge, v0x5dc2c5a05850_0;
S_0x5dc2c5a055f0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a04d90;
 .timescale -9 -12;
E_0x5dc2c5a057f0 .event anyedge, v0x5dc2c5a05a30_0, v0x5dc2c5a05950_0;
S_0x5dc2c5a06760 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a01c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a06910 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a06950 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a06990 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a069d0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a06a10 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a06a50 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a06a90 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a06ad0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a06b10 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a08510_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a74340;  1 drivers
v0x5dc2c5a085f0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a744a0;  1 drivers
v0x5dc2c5a086d0_0 .net "ina", 15 0, v0x5dc2c5a00f00_0;  alias, 1 drivers
v0x5dc2c5a08770_0 .net "inb", 15 0, v0x5dc2c5a09840_0;  1 drivers
v0x5dc2c5a08830_0 .net "out", 15 0, L_0x5dc2c5a74700;  alias, 1 drivers
v0x5dc2c5a08940_0 .net "overflow", 0 0, v0x5dc2c5a083d0_0;  1 drivers
v0x5dc2c5a089e0_0 .net/s "res", 31 0, L_0x5dc2c5a74570;  1 drivers
L_0x5dc2c5a74340 .extend/s 32, v0x5dc2c5a00f00_0;
L_0x5dc2c5a744a0 .extend/s 32, v0x5dc2c5a09840_0;
L_0x5dc2c5a74570 .arith/mult 32, L_0x5dc2c5a74340, L_0x5dc2c5a744a0;
S_0x5dc2c5a070e0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a06760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a072c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a07300 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a07340 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a07380 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a073c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a07de0_0 .net "in", 31 0, L_0x5dc2c5a74570;  alias, 1 drivers
v0x5dc2c5a07ee0_0 .var "ini", 15 0;
v0x5dc2c5a07fc0_0 .var "inr", 23 0;
v0x5dc2c5a080b0_0 .net "out", 15 0, L_0x5dc2c5a74700;  alias, 1 drivers
v0x5dc2c5a081c0_0 .var "outf", 7 0;
v0x5dc2c5a082f0_0 .var "outi", 7 0;
v0x5dc2c5a083d0_0 .var "overflow", 0 0;
L_0x5dc2c5a74700 .concat [ 8 8 0 0], v0x5dc2c5a081c0_0, v0x5dc2c5a082f0_0;
S_0x5dc2c5a07700 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a070e0;
 .timescale -9 -12;
S_0x5dc2c5a07900 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a07700;
 .timescale -9 -12;
E_0x5dc2c5a07b00 .event anyedge, v0x5dc2c5a07de0_0, v0x5dc2c5a07fc0_0;
S_0x5dc2c5a07b80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a070e0;
 .timescale -9 -12;
E_0x5dc2c5a07d80 .event anyedge, v0x5dc2c5a07fc0_0, v0x5dc2c5a07ee0_0;
S_0x5dc2c5a09c90 .scope module, "pe23" "pe" 3 273, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a09e70 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a10bc0_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a10c80_0 .net/s "mac_out", 15 0, L_0x5dc2c5a75710;  1 drivers
v0x5dc2c5a10d90_0 .net/s "mult_out", 15 0, L_0x5dc2c5a751c0;  1 drivers
v0x5dc2c5a10e30_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a26e8;  alias, 0 drivers
v0x5dc2c5a10ed0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a757e0;  1 drivers
v0x5dc2c5a10f70_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a09000_0;  alias, 1 drivers
v0x5dc2c5a11080_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a11160_0 .net/s "pe_psum_in", 15 0, v0x5dc2c59f1050_0;  alias, 1 drivers
v0x5dc2c5a11220_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a11390_0 .net "pe_switch_in", 0 0, v0x5dc2c59f1260_0;  alias, 1 drivers
v0x5dc2c5a11430_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a114f0_0 .net "pe_valid_in", 0 0, v0x5dc2c59f13a0_0;  alias, 1 drivers
v0x5dc2c5a115e0_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a116a0_0 .net/s "pe_weight_in", 15 0, v0x5dc2c59f1520_0;  alias, 1 drivers
v0x5dc2c5a11760_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a11820_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a118c0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a11a90_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a09f10 .event anyedge, v0x5dc2c59f1260_0, v0x5dc2c5a11a90_0;
S_0x5dc2c5a09f90 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a09c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a0a190 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a0a1d0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a210 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a250 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a290 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a2d0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a310 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a350 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a390 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a3d0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0a410 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a0dfd0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a75260;  1 drivers
v0x5dc2c5a0e0b0_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a75350;  1 drivers
v0x5dc2c5a0e190_0 .net "ina", 15 0, L_0x5dc2c5a751c0;  alias, 1 drivers
v0x5dc2c5a0e260_0 .net "inaz", 15 0, L_0x5dc2c5a755d0;  1 drivers
v0x5dc2c5a0e330_0 .net "inb", 15 0, v0x5dc2c59f1050_0;  alias, 1 drivers
v0x5dc2c5a0e470_0 .net "inbz", 15 0, L_0x5dc2c5a75670;  1 drivers
v0x5dc2c5a0e530_0 .net "out", 15 0, L_0x5dc2c5a75710;  alias, 1 drivers
v0x5dc2c5a0e5d0_0 .net "overflow", 0 0, v0x5dc2c5a0de90_0;  1 drivers
v0x5dc2c5a0e6a0_0 .net/s "res", 16 0, L_0x5dc2c5a75440;  1 drivers
L_0x5dc2c5a75260 .extend/s 17, L_0x5dc2c5a755d0;
L_0x5dc2c5a75350 .extend/s 17, L_0x5dc2c5a75670;
L_0x5dc2c5a75440 .arith/sum 17, L_0x5dc2c5a75260, L_0x5dc2c5a75350;
S_0x5dc2c5a0aa50 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a09f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a0ac50 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a0ac90 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0acd0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0ad10 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0ad50 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a0b570_0 .net "in", 15 0, L_0x5dc2c5a751c0;  alias, 1 drivers
v0x5dc2c5a0b670_0 .var "ini", 7 0;
v0x5dc2c5a0b750_0 .var "inr", 15 0;
v0x5dc2c5a0b840_0 .net "out", 15 0, L_0x5dc2c5a755d0;  alias, 1 drivers
v0x5dc2c5a0b920_0 .var "outf", 7 0;
v0x5dc2c5a0ba50_0 .var "outi", 7 0;
v0x5dc2c5a0bb30_0 .var "overflow", 0 0;
L_0x5dc2c5a755d0 .concat [ 8 8 0 0], v0x5dc2c5a0b920_0, v0x5dc2c5a0ba50_0;
S_0x5dc2c5a0b090 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a0aa50;
 .timescale -9 -12;
E_0x5dc2c5a0b290 .event anyedge, v0x5dc2c5a0b570_0;
S_0x5dc2c5a0b310 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a0aa50;
 .timescale -9 -12;
E_0x5dc2c5a0b510 .event anyedge, v0x5dc2c5a0b750_0, v0x5dc2c5a0b670_0;
S_0x5dc2c5a0bc70 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a09f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a0be50 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a0be90 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0bed0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0bf10 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0bf50 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a0c720_0 .net "in", 15 0, v0x5dc2c59f1050_0;  alias, 1 drivers
v0x5dc2c5a0c830_0 .var "ini", 7 0;
v0x5dc2c5a0c8f0_0 .var "inr", 15 0;
v0x5dc2c5a0c9e0_0 .net "out", 15 0, L_0x5dc2c5a75670;  alias, 1 drivers
v0x5dc2c5a0cac0_0 .var "outf", 7 0;
v0x5dc2c5a0cbf0_0 .var "outi", 7 0;
v0x5dc2c5a0ccd0_0 .var "overflow", 0 0;
L_0x5dc2c5a75670 .concat [ 8 8 0 0], v0x5dc2c5a0cac0_0, v0x5dc2c5a0cbf0_0;
S_0x5dc2c5a0c240 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a0bc70;
 .timescale -9 -12;
E_0x5dc2c5a0c440 .event anyedge, v0x5dc2c59f1050_0;
S_0x5dc2c5a0c4c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a0bc70;
 .timescale -9 -12;
E_0x5dc2c5a0c6c0 .event anyedge, v0x5dc2c5a0c8f0_0, v0x5dc2c5a0c830_0;
S_0x5dc2c5a0ce10 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a09f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a0cff0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a0d030 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0d070 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a0d0b0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0d0f0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a0d8d0_0 .net "in", 16 0, L_0x5dc2c5a75440;  alias, 1 drivers
v0x5dc2c5a0d9d0_0 .var "ini", 8 0;
v0x5dc2c5a0dab0_0 .var "inr", 16 0;
v0x5dc2c5a0dba0_0 .net "out", 15 0, L_0x5dc2c5a75710;  alias, 1 drivers
v0x5dc2c5a0dc80_0 .var "outf", 7 0;
v0x5dc2c5a0ddb0_0 .var "outi", 7 0;
v0x5dc2c5a0de90_0 .var "overflow", 0 0;
L_0x5dc2c5a75710 .concat [ 8 8 0 0], v0x5dc2c5a0dc80_0, v0x5dc2c5a0ddb0_0;
S_0x5dc2c5a0d410 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a0ce10;
 .timescale -9 -12;
E_0x5dc2c5a0d5f0 .event anyedge, v0x5dc2c5a0d8d0_0;
S_0x5dc2c5a0d670 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a0ce10;
 .timescale -9 -12;
E_0x5dc2c5a0d870 .event anyedge, v0x5dc2c5a0dab0_0, v0x5dc2c5a0d9d0_0;
S_0x5dc2c5a0e7e0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a09c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a0e990 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a0e9d0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0ea10 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0ea50 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0ea90 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0ead0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0eb10 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0eb50 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a0eb90 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a10590_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a74e30;  1 drivers
v0x5dc2c5a10670_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a74f60;  1 drivers
v0x5dc2c5a10750_0 .net "ina", 15 0, v0x5dc2c5a09000_0;  alias, 1 drivers
v0x5dc2c5a107f0_0 .net "inb", 15 0, v0x5dc2c5a118c0_0;  1 drivers
v0x5dc2c5a108b0_0 .net "out", 15 0, L_0x5dc2c5a751c0;  alias, 1 drivers
v0x5dc2c5a109c0_0 .net "overflow", 0 0, v0x5dc2c5a10450_0;  1 drivers
v0x5dc2c5a10a60_0 .net/s "res", 31 0, L_0x5dc2c5a75030;  1 drivers
L_0x5dc2c5a74e30 .extend/s 32, v0x5dc2c5a09000_0;
L_0x5dc2c5a74f60 .extend/s 32, v0x5dc2c5a118c0_0;
L_0x5dc2c5a75030 .arith/mult 32, L_0x5dc2c5a74e30, L_0x5dc2c5a74f60;
S_0x5dc2c5a0f160 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a0e7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a0f340 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a0f380 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a0f3c0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a0f400 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a0f440 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a0fe60_0 .net "in", 31 0, L_0x5dc2c5a75030;  alias, 1 drivers
v0x5dc2c5a0ff60_0 .var "ini", 15 0;
v0x5dc2c5a10040_0 .var "inr", 23 0;
v0x5dc2c5a10130_0 .net "out", 15 0, L_0x5dc2c5a751c0;  alias, 1 drivers
v0x5dc2c5a10240_0 .var "outf", 7 0;
v0x5dc2c5a10370_0 .var "outi", 7 0;
v0x5dc2c5a10450_0 .var "overflow", 0 0;
L_0x5dc2c5a751c0 .concat [ 8 8 0 0], v0x5dc2c5a10240_0, v0x5dc2c5a10370_0;
S_0x5dc2c5a0f780 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a0f160;
 .timescale -9 -12;
S_0x5dc2c5a0f980 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a0f780;
 .timescale -9 -12;
E_0x5dc2c5a0fb80 .event anyedge, v0x5dc2c5a0fe60_0, v0x5dc2c5a10040_0;
S_0x5dc2c5a0fc00 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a0f160;
 .timescale -9 -12;
E_0x5dc2c5a0fe00 .event anyedge, v0x5dc2c5a10040_0, v0x5dc2c5a0ff60_0;
S_0x5dc2c5a11d90 .scope module, "pe24" "pe" 3 294, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a11f70 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a18cc0_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a18d80_0 .net/s "mac_out", 15 0, L_0x5dc2c5a761c0;  1 drivers
v0x5dc2c5a18e90_0 .net/s "mult_out", 15 0, L_0x5dc2c5a75c70;  1 drivers
v0x5dc2c5a18f30_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a34f8;  alias, 0 drivers
v0x5dc2c5a18fd0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a76290;  1 drivers
v0x5dc2c5a19070_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a11080_0;  alias, 1 drivers
v0x5dc2c5a19180_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a19260_0 .net/s "pe_psum_in", 15 0, v0x5dc2c59f9070_0;  alias, 1 drivers
v0x5dc2c5a19320_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a19490_0 .net "pe_switch_in", 0 0, v0x5dc2c59f9280_0;  alias, 1 drivers
v0x5dc2c5a19530_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a195d0_0 .net "pe_valid_in", 0 0, v0x5dc2c59f93c0_0;  alias, 1 drivers
v0x5dc2c5a19670_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a19710_0 .net/s "pe_weight_in", 15 0, v0x5dc2c59f9540_0;  alias, 1 drivers
v0x5dc2c5a19800_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a198c0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a19960_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a19b60_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a12010 .event anyedge, v0x5dc2c59f9280_0, v0x5dc2c5a19b60_0;
S_0x5dc2c5a12090 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a11d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a12290 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a122d0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12310 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12350 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12390 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a123d0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12410 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12450 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12490 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a124d0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12510 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a160d0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a75d10;  1 drivers
v0x5dc2c5a161b0_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a75e00;  1 drivers
v0x5dc2c5a16290_0 .net "ina", 15 0, L_0x5dc2c5a75c70;  alias, 1 drivers
v0x5dc2c5a16360_0 .net "inaz", 15 0, L_0x5dc2c5a76080;  1 drivers
v0x5dc2c5a16430_0 .net "inb", 15 0, v0x5dc2c59f9070_0;  alias, 1 drivers
v0x5dc2c5a16570_0 .net "inbz", 15 0, L_0x5dc2c5a76120;  1 drivers
v0x5dc2c5a16630_0 .net "out", 15 0, L_0x5dc2c5a761c0;  alias, 1 drivers
v0x5dc2c5a166d0_0 .net "overflow", 0 0, v0x5dc2c5a15f90_0;  1 drivers
v0x5dc2c5a167a0_0 .net/s "res", 16 0, L_0x5dc2c5a75ef0;  1 drivers
L_0x5dc2c5a75d10 .extend/s 17, L_0x5dc2c5a76080;
L_0x5dc2c5a75e00 .extend/s 17, L_0x5dc2c5a76120;
L_0x5dc2c5a75ef0 .arith/sum 17, L_0x5dc2c5a75d10, L_0x5dc2c5a75e00;
S_0x5dc2c5a12b50 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a12090;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a12d50 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a12d90 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12dd0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12e10 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a12e50 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a13670_0 .net "in", 15 0, L_0x5dc2c5a75c70;  alias, 1 drivers
v0x5dc2c5a13770_0 .var "ini", 7 0;
v0x5dc2c5a13850_0 .var "inr", 15 0;
v0x5dc2c5a13940_0 .net "out", 15 0, L_0x5dc2c5a76080;  alias, 1 drivers
v0x5dc2c5a13a20_0 .var "outf", 7 0;
v0x5dc2c5a13b50_0 .var "outi", 7 0;
v0x5dc2c5a13c30_0 .var "overflow", 0 0;
L_0x5dc2c5a76080 .concat [ 8 8 0 0], v0x5dc2c5a13a20_0, v0x5dc2c5a13b50_0;
S_0x5dc2c5a13190 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a12b50;
 .timescale -9 -12;
E_0x5dc2c5a13390 .event anyedge, v0x5dc2c5a13670_0;
S_0x5dc2c5a13410 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a12b50;
 .timescale -9 -12;
E_0x5dc2c5a13610 .event anyedge, v0x5dc2c5a13850_0, v0x5dc2c5a13770_0;
S_0x5dc2c5a13d70 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a12090;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a13f50 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a13f90 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a13fd0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a14010 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a14050 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a14820_0 .net "in", 15 0, v0x5dc2c59f9070_0;  alias, 1 drivers
v0x5dc2c5a14930_0 .var "ini", 7 0;
v0x5dc2c5a149f0_0 .var "inr", 15 0;
v0x5dc2c5a14ae0_0 .net "out", 15 0, L_0x5dc2c5a76120;  alias, 1 drivers
v0x5dc2c5a14bc0_0 .var "outf", 7 0;
v0x5dc2c5a14cf0_0 .var "outi", 7 0;
v0x5dc2c5a14dd0_0 .var "overflow", 0 0;
L_0x5dc2c5a76120 .concat [ 8 8 0 0], v0x5dc2c5a14bc0_0, v0x5dc2c5a14cf0_0;
S_0x5dc2c5a14340 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a13d70;
 .timescale -9 -12;
E_0x5dc2c5a14540 .event anyedge, v0x5dc2c59f9070_0;
S_0x5dc2c5a145c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a13d70;
 .timescale -9 -12;
E_0x5dc2c5a147c0 .event anyedge, v0x5dc2c5a149f0_0, v0x5dc2c5a14930_0;
S_0x5dc2c5a14f10 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a12090;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a150f0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a15130 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a15170 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a151b0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a151f0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a159d0_0 .net "in", 16 0, L_0x5dc2c5a75ef0;  alias, 1 drivers
v0x5dc2c5a15ad0_0 .var "ini", 8 0;
v0x5dc2c5a15bb0_0 .var "inr", 16 0;
v0x5dc2c5a15ca0_0 .net "out", 15 0, L_0x5dc2c5a761c0;  alias, 1 drivers
v0x5dc2c5a15d80_0 .var "outf", 7 0;
v0x5dc2c5a15eb0_0 .var "outi", 7 0;
v0x5dc2c5a15f90_0 .var "overflow", 0 0;
L_0x5dc2c5a761c0 .concat [ 8 8 0 0], v0x5dc2c5a15d80_0, v0x5dc2c5a15eb0_0;
S_0x5dc2c5a15510 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a14f10;
 .timescale -9 -12;
E_0x5dc2c5a156f0 .event anyedge, v0x5dc2c5a159d0_0;
S_0x5dc2c5a15770 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a14f10;
 .timescale -9 -12;
E_0x5dc2c5a15970 .event anyedge, v0x5dc2c5a15bb0_0, v0x5dc2c5a15ad0_0;
S_0x5dc2c5a168e0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a11d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a16a90 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a16ad0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a16b10 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a16b50 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a16b90 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a16bd0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a16c10 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a16c50 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a16c90 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a18690_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a758b0;  1 drivers
v0x5dc2c5a18770_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a75a10;  1 drivers
v0x5dc2c5a18850_0 .net "ina", 15 0, v0x5dc2c5a11080_0;  alias, 1 drivers
v0x5dc2c5a188f0_0 .net "inb", 15 0, v0x5dc2c5a19960_0;  1 drivers
v0x5dc2c5a189b0_0 .net "out", 15 0, L_0x5dc2c5a75c70;  alias, 1 drivers
v0x5dc2c5a18ac0_0 .net "overflow", 0 0, v0x5dc2c5a18550_0;  1 drivers
v0x5dc2c5a18b60_0 .net/s "res", 31 0, L_0x5dc2c5a75ae0;  1 drivers
L_0x5dc2c5a758b0 .extend/s 32, v0x5dc2c5a11080_0;
L_0x5dc2c5a75a10 .extend/s 32, v0x5dc2c5a19960_0;
L_0x5dc2c5a75ae0 .arith/mult 32, L_0x5dc2c5a758b0, L_0x5dc2c5a75a10;
S_0x5dc2c5a17260 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a168e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a17440 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a17480 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a174c0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a17500 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a17540 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a17f60_0 .net "in", 31 0, L_0x5dc2c5a75ae0;  alias, 1 drivers
v0x5dc2c5a18060_0 .var "ini", 15 0;
v0x5dc2c5a18140_0 .var "inr", 23 0;
v0x5dc2c5a18230_0 .net "out", 15 0, L_0x5dc2c5a75c70;  alias, 1 drivers
v0x5dc2c5a18340_0 .var "outf", 7 0;
v0x5dc2c5a18470_0 .var "outi", 7 0;
v0x5dc2c5a18550_0 .var "overflow", 0 0;
L_0x5dc2c5a75c70 .concat [ 8 8 0 0], v0x5dc2c5a18340_0, v0x5dc2c5a18470_0;
S_0x5dc2c5a17880 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a17260;
 .timescale -9 -12;
S_0x5dc2c5a17a80 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a17880;
 .timescale -9 -12;
E_0x5dc2c5a17c80 .event anyedge, v0x5dc2c5a17f60_0, v0x5dc2c5a18140_0;
S_0x5dc2c5a17d00 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a17260;
 .timescale -9 -12;
E_0x5dc2c5a17f00 .event anyedge, v0x5dc2c5a18140_0, v0x5dc2c5a18060_0;
S_0x5dc2c5a19e60 .scope module, "pe31" "pe" 3 317, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c59f9ca0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a20f50_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a21120_0 .net/s "mac_out", 15 0, L_0x5dc2c5a76c80;  1 drivers
v0x5dc2c5a21230_0 .net/s "mult_out", 15 0, L_0x5dc2c5a76730;  1 drivers
v0x5dc2c5a212d0_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a0a38;  alias, 0 drivers
v0x5dc2c5a21370_0 .net "pe_enabled", 0 0, L_0x5dc2c5a76d50;  1 drivers
v0x5dc2c5a21480_0 .net/s "pe_input_in", 15 0, o0x7e694e5a7818;  alias, 0 drivers
v0x5dc2c5a21540_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a21600_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a01080_0;  alias, 1 drivers
v0x5dc2c5a216c0_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a217a0_0 .net "pe_switch_in", 0 0, v0x5dc2c5a01290_0;  alias, 1 drivers
v0x5dc2c5a21840_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a218e0_0 .net "pe_valid_in", 0 0, v0x5dc2c5a01440_0;  alias, 1 drivers
v0x5dc2c5a21980_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a21a20_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a015c0_0;  alias, 1 drivers
v0x5dc2c5a21b10_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a21bd0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a21d80_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a21f80_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a1a260 .event anyedge, v0x5dc2c5a01290_0, v0x5dc2c5a21f80_0;
S_0x5dc2c5a1a2e0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a19e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a1a4e0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a1a520 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a560 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a5a0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a5e0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a620 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a660 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a6a0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a6e0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a720 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1a760 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a1e350_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a767d0;  1 drivers
v0x5dc2c5a1e430_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a768c0;  1 drivers
v0x5dc2c5a1e510_0 .net "ina", 15 0, L_0x5dc2c5a76730;  alias, 1 drivers
v0x5dc2c5a1e5e0_0 .net "inaz", 15 0, L_0x5dc2c5a76b40;  1 drivers
v0x5dc2c5a1e6b0_0 .net "inb", 15 0, v0x5dc2c5a01080_0;  alias, 1 drivers
v0x5dc2c5a1e7f0_0 .net "inbz", 15 0, L_0x5dc2c5a76be0;  1 drivers
v0x5dc2c5a1e8b0_0 .net "out", 15 0, L_0x5dc2c5a76c80;  alias, 1 drivers
v0x5dc2c5a1e950_0 .net "overflow", 0 0, v0x5dc2c5a1e210_0;  1 drivers
v0x5dc2c5a1ea20_0 .net/s "res", 16 0, L_0x5dc2c5a769b0;  1 drivers
L_0x5dc2c5a767d0 .extend/s 17, L_0x5dc2c5a76b40;
L_0x5dc2c5a768c0 .extend/s 17, L_0x5dc2c5a76be0;
L_0x5dc2c5a769b0 .arith/sum 17, L_0x5dc2c5a767d0, L_0x5dc2c5a768c0;
S_0x5dc2c5a1add0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a1a2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a1afd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a1b010 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1b050 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1b090 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1b0d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a1b8f0_0 .net "in", 15 0, L_0x5dc2c5a76730;  alias, 1 drivers
v0x5dc2c5a1b9f0_0 .var "ini", 7 0;
v0x5dc2c5a1bad0_0 .var "inr", 15 0;
v0x5dc2c5a1bbc0_0 .net "out", 15 0, L_0x5dc2c5a76b40;  alias, 1 drivers
v0x5dc2c5a1bca0_0 .var "outf", 7 0;
v0x5dc2c5a1bdd0_0 .var "outi", 7 0;
v0x5dc2c5a1beb0_0 .var "overflow", 0 0;
L_0x5dc2c5a76b40 .concat [ 8 8 0 0], v0x5dc2c5a1bca0_0, v0x5dc2c5a1bdd0_0;
S_0x5dc2c5a1b410 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a1add0;
 .timescale -9 -12;
E_0x5dc2c5a1b610 .event anyedge, v0x5dc2c5a1b8f0_0;
S_0x5dc2c5a1b690 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a1add0;
 .timescale -9 -12;
E_0x5dc2c5a1b890 .event anyedge, v0x5dc2c5a1bad0_0, v0x5dc2c5a1b9f0_0;
S_0x5dc2c5a1bff0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a1a2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a1c1d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a1c210 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1c250 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1c290 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1c2d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a1caa0_0 .net "in", 15 0, v0x5dc2c5a01080_0;  alias, 1 drivers
v0x5dc2c5a1cbb0_0 .var "ini", 7 0;
v0x5dc2c5a1cc70_0 .var "inr", 15 0;
v0x5dc2c5a1cd60_0 .net "out", 15 0, L_0x5dc2c5a76be0;  alias, 1 drivers
v0x5dc2c5a1ce40_0 .var "outf", 7 0;
v0x5dc2c5a1cf70_0 .var "outi", 7 0;
v0x5dc2c5a1d050_0 .var "overflow", 0 0;
L_0x5dc2c5a76be0 .concat [ 8 8 0 0], v0x5dc2c5a1ce40_0, v0x5dc2c5a1cf70_0;
S_0x5dc2c5a1c5c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a1bff0;
 .timescale -9 -12;
E_0x5dc2c5a1c7c0 .event anyedge, v0x5dc2c5a01080_0;
S_0x5dc2c5a1c840 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a1bff0;
 .timescale -9 -12;
E_0x5dc2c5a1ca40 .event anyedge, v0x5dc2c5a1cc70_0, v0x5dc2c5a1cbb0_0;
S_0x5dc2c5a1d190 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a1a2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a1d370 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a1d3b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1d3f0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a1d430 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1d470 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a1dc50_0 .net "in", 16 0, L_0x5dc2c5a769b0;  alias, 1 drivers
v0x5dc2c5a1dd50_0 .var "ini", 8 0;
v0x5dc2c5a1de30_0 .var "inr", 16 0;
v0x5dc2c5a1df20_0 .net "out", 15 0, L_0x5dc2c5a76c80;  alias, 1 drivers
v0x5dc2c5a1e000_0 .var "outf", 7 0;
v0x5dc2c5a1e130_0 .var "outi", 7 0;
v0x5dc2c5a1e210_0 .var "overflow", 0 0;
L_0x5dc2c5a76c80 .concat [ 8 8 0 0], v0x5dc2c5a1e000_0, v0x5dc2c5a1e130_0;
S_0x5dc2c5a1d790 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a1d190;
 .timescale -9 -12;
E_0x5dc2c5a1d970 .event anyedge, v0x5dc2c5a1dc50_0;
S_0x5dc2c5a1d9f0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a1d190;
 .timescale -9 -12;
E_0x5dc2c5a1dbf0 .event anyedge, v0x5dc2c5a1de30_0, v0x5dc2c5a1dd50_0;
S_0x5dc2c5a1eb60 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a19e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a1ed10 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a1ed50 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1ed90 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1edd0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1ee10 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1ee50 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1ee90 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1eed0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a1ef10 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a20910_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a763b0;  1 drivers
v0x5dc2c5a209f0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a76480;  1 drivers
v0x5dc2c5a20ad0_0 .net "ina", 15 0, o0x7e694e5a7818;  alias, 0 drivers
v0x5dc2c5a20b90_0 .net "inb", 15 0, v0x5dc2c5a21d80_0;  1 drivers
v0x5dc2c5a20c70_0 .net "out", 15 0, L_0x5dc2c5a76730;  alias, 1 drivers
v0x5dc2c5a20d80_0 .net "overflow", 0 0, v0x5dc2c5a207d0_0;  1 drivers
v0x5dc2c5a20e20_0 .net/s "res", 31 0, L_0x5dc2c5a765a0;  1 drivers
L_0x5dc2c5a763b0 .extend/s 32, o0x7e694e5a7818;
L_0x5dc2c5a76480 .extend/s 32, v0x5dc2c5a21d80_0;
L_0x5dc2c5a765a0 .arith/mult 32, L_0x5dc2c5a763b0, L_0x5dc2c5a76480;
S_0x5dc2c5a1f4e0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a1eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a1f6c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a1f700 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a1f740 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a1f780 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a1f7c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a201e0_0 .net "in", 31 0, L_0x5dc2c5a765a0;  alias, 1 drivers
v0x5dc2c5a202e0_0 .var "ini", 15 0;
v0x5dc2c5a203c0_0 .var "inr", 23 0;
v0x5dc2c5a204b0_0 .net "out", 15 0, L_0x5dc2c5a76730;  alias, 1 drivers
v0x5dc2c5a205c0_0 .var "outf", 7 0;
v0x5dc2c5a206f0_0 .var "outi", 7 0;
v0x5dc2c5a207d0_0 .var "overflow", 0 0;
L_0x5dc2c5a76730 .concat [ 8 8 0 0], v0x5dc2c5a205c0_0, v0x5dc2c5a206f0_0;
S_0x5dc2c5a1fb00 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a1f4e0;
 .timescale -9 -12;
S_0x5dc2c5a1fd00 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a1fb00;
 .timescale -9 -12;
E_0x5dc2c5a1ff00 .event anyedge, v0x5dc2c5a201e0_0, v0x5dc2c5a203c0_0;
S_0x5dc2c5a1ff80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a1f4e0;
 .timescale -9 -12;
E_0x5dc2c5a20180 .event anyedge, v0x5dc2c5a203c0_0, v0x5dc2c5a202e0_0;
S_0x5dc2c5a22280 .scope module, "pe32" "pe" 3 338, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a22410 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a29290_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a29350_0 .net/s "mac_out", 15 0, L_0x5dc2c5a776a0;  1 drivers
v0x5dc2c5a29460_0 .net/s "mult_out", 15 0, L_0x5dc2c5a77150;  1 drivers
v0x5dc2c5a29500_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a18d8;  alias, 0 drivers
v0x5dc2c5a295a0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a77770;  1 drivers
v0x5dc2c5a296b0_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a21540_0;  alias, 1 drivers
v0x5dc2c5a297c0_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a298a0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a091a0_0;  alias, 1 drivers
v0x5dc2c5a29960_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a29ad0_0 .net "pe_switch_in", 0 0, v0x5dc2c5a093b0_0;  alias, 1 drivers
v0x5dc2c5a29b70_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a29c10_0 .net "pe_valid_in", 0 0, v0x5dc2c5a09560_0;  alias, 1 drivers
v0x5dc2c5a29cb0_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a29d50_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a096e0_0;  alias, 1 drivers
v0x5dc2c5a29e10_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a29ed0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a29f70_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a2a140_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a22640 .event anyedge, v0x5dc2c5a093b0_0, v0x5dc2c5a2a140_0;
S_0x5dc2c5a226c0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a22280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a228c0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a22900 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22940 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22980 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a229c0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22a00 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22a40 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22a80 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22ac0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22b00 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a22b40 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a26730_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a771f0;  1 drivers
v0x5dc2c5a26810_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a772e0;  1 drivers
v0x5dc2c5a268f0_0 .net "ina", 15 0, L_0x5dc2c5a77150;  alias, 1 drivers
v0x5dc2c5a269c0_0 .net "inaz", 15 0, L_0x5dc2c5a77560;  1 drivers
v0x5dc2c5a26a90_0 .net "inb", 15 0, v0x5dc2c5a091a0_0;  alias, 1 drivers
v0x5dc2c5a26bd0_0 .net "inbz", 15 0, L_0x5dc2c5a77600;  1 drivers
v0x5dc2c5a26c90_0 .net "out", 15 0, L_0x5dc2c5a776a0;  alias, 1 drivers
v0x5dc2c5a26d30_0 .net "overflow", 0 0, v0x5dc2c5a265f0_0;  1 drivers
v0x5dc2c5a26e00_0 .net/s "res", 16 0, L_0x5dc2c5a773d0;  1 drivers
L_0x5dc2c5a771f0 .extend/s 17, L_0x5dc2c5a77560;
L_0x5dc2c5a772e0 .extend/s 17, L_0x5dc2c5a77600;
L_0x5dc2c5a773d0 .arith/sum 17, L_0x5dc2c5a771f0, L_0x5dc2c5a772e0;
S_0x5dc2c5a231b0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a226c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a233b0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a233f0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a23430 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a23470 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a234b0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a23cd0_0 .net "in", 15 0, L_0x5dc2c5a77150;  alias, 1 drivers
v0x5dc2c5a23dd0_0 .var "ini", 7 0;
v0x5dc2c5a23eb0_0 .var "inr", 15 0;
v0x5dc2c5a23fa0_0 .net "out", 15 0, L_0x5dc2c5a77560;  alias, 1 drivers
v0x5dc2c5a24080_0 .var "outf", 7 0;
v0x5dc2c5a241b0_0 .var "outi", 7 0;
v0x5dc2c5a24290_0 .var "overflow", 0 0;
L_0x5dc2c5a77560 .concat [ 8 8 0 0], v0x5dc2c5a24080_0, v0x5dc2c5a241b0_0;
S_0x5dc2c5a237f0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a231b0;
 .timescale -9 -12;
E_0x5dc2c5a239f0 .event anyedge, v0x5dc2c5a23cd0_0;
S_0x5dc2c5a23a70 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a231b0;
 .timescale -9 -12;
E_0x5dc2c5a23c70 .event anyedge, v0x5dc2c5a23eb0_0, v0x5dc2c5a23dd0_0;
S_0x5dc2c5a243d0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a226c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a245b0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a245f0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a24630 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a24670 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a246b0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a24e80_0 .net "in", 15 0, v0x5dc2c5a091a0_0;  alias, 1 drivers
v0x5dc2c5a24f90_0 .var "ini", 7 0;
v0x5dc2c5a25050_0 .var "inr", 15 0;
v0x5dc2c5a25140_0 .net "out", 15 0, L_0x5dc2c5a77600;  alias, 1 drivers
v0x5dc2c5a25220_0 .var "outf", 7 0;
v0x5dc2c5a25350_0 .var "outi", 7 0;
v0x5dc2c5a25430_0 .var "overflow", 0 0;
L_0x5dc2c5a77600 .concat [ 8 8 0 0], v0x5dc2c5a25220_0, v0x5dc2c5a25350_0;
S_0x5dc2c5a249a0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a243d0;
 .timescale -9 -12;
E_0x5dc2c5a24ba0 .event anyedge, v0x5dc2c5a091a0_0;
S_0x5dc2c5a24c20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a243d0;
 .timescale -9 -12;
E_0x5dc2c5a24e20 .event anyedge, v0x5dc2c5a25050_0, v0x5dc2c5a24f90_0;
S_0x5dc2c5a25570 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a226c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a25750 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a25790 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a257d0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a25810 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a25850 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a26030_0 .net "in", 16 0, L_0x5dc2c5a773d0;  alias, 1 drivers
v0x5dc2c5a26130_0 .var "ini", 8 0;
v0x5dc2c5a26210_0 .var "inr", 16 0;
v0x5dc2c5a26300_0 .net "out", 15 0, L_0x5dc2c5a776a0;  alias, 1 drivers
v0x5dc2c5a263e0_0 .var "outf", 7 0;
v0x5dc2c5a26510_0 .var "outi", 7 0;
v0x5dc2c5a265f0_0 .var "overflow", 0 0;
L_0x5dc2c5a776a0 .concat [ 8 8 0 0], v0x5dc2c5a263e0_0, v0x5dc2c5a26510_0;
S_0x5dc2c5a25b70 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a25570;
 .timescale -9 -12;
E_0x5dc2c5a25d50 .event anyedge, v0x5dc2c5a26030_0;
S_0x5dc2c5a25dd0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a25570;
 .timescale -9 -12;
E_0x5dc2c5a25fd0 .event anyedge, v0x5dc2c5a26210_0, v0x5dc2c5a26130_0;
S_0x5dc2c5a26f40 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a22280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a270f0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a27130 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a27170 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a271b0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a271f0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a27230 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a27270 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a272b0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a272f0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a28c60_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a76e20;  1 drivers
v0x5dc2c5a28d40_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a76ef0;  1 drivers
v0x5dc2c5a28e20_0 .net "ina", 15 0, v0x5dc2c5a21540_0;  alias, 1 drivers
v0x5dc2c5a28ec0_0 .net "inb", 15 0, v0x5dc2c5a29f70_0;  1 drivers
v0x5dc2c5a28f80_0 .net "out", 15 0, L_0x5dc2c5a77150;  alias, 1 drivers
v0x5dc2c5a29090_0 .net "overflow", 0 0, v0x5dc2c5a28b20_0;  1 drivers
v0x5dc2c5a29130_0 .net/s "res", 31 0, L_0x5dc2c5a76fc0;  1 drivers
L_0x5dc2c5a76e20 .extend/s 32, v0x5dc2c5a21540_0;
L_0x5dc2c5a76ef0 .extend/s 32, v0x5dc2c5a29f70_0;
L_0x5dc2c5a76fc0 .arith/mult 32, L_0x5dc2c5a76e20, L_0x5dc2c5a76ef0;
S_0x5dc2c5a27830 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a26f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a27a10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a27a50 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a27a90 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a27ad0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a27b10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a28530_0 .net "in", 31 0, L_0x5dc2c5a76fc0;  alias, 1 drivers
v0x5dc2c5a28630_0 .var "ini", 15 0;
v0x5dc2c5a28710_0 .var "inr", 23 0;
v0x5dc2c5a28800_0 .net "out", 15 0, L_0x5dc2c5a77150;  alias, 1 drivers
v0x5dc2c5a28910_0 .var "outf", 7 0;
v0x5dc2c5a28a40_0 .var "outi", 7 0;
v0x5dc2c5a28b20_0 .var "overflow", 0 0;
L_0x5dc2c5a77150 .concat [ 8 8 0 0], v0x5dc2c5a28910_0, v0x5dc2c5a28a40_0;
S_0x5dc2c5a27e50 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a27830;
 .timescale -9 -12;
S_0x5dc2c5a28050 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a27e50;
 .timescale -9 -12;
E_0x5dc2c5a28250 .event anyedge, v0x5dc2c5a28530_0, v0x5dc2c5a28710_0;
S_0x5dc2c5a282d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a27830;
 .timescale -9 -12;
E_0x5dc2c5a284d0 .event anyedge, v0x5dc2c5a28710_0, v0x5dc2c5a28630_0;
S_0x5dc2c5a2a440 .scope module, "pe33" "pe" 3 359, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a2a5d0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a314e0_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a315a0_0 .net/s "mac_out", 15 0, L_0x5dc2c5a78160;  1 drivers
v0x5dc2c5a316b0_0 .net/s "mult_out", 15 0, L_0x5dc2c5a77c10;  1 drivers
v0x5dc2c5a31750_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a26e8;  alias, 0 drivers
v0x5dc2c5a317f0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a78230;  1 drivers
v0x5dc2c5a31900_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a297c0_0;  alias, 1 drivers
v0x5dc2c5a31a10_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a31af0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a11220_0;  alias, 1 drivers
v0x5dc2c5a31bb0_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a31d20_0 .net "pe_switch_in", 0 0, v0x5dc2c5a11430_0;  alias, 1 drivers
v0x5dc2c5a31dc0_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a31e60_0 .net "pe_valid_in", 0 0, v0x5dc2c5a115e0_0;  alias, 1 drivers
v0x5dc2c5a31f00_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a31fa0_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a11760_0;  alias, 1 drivers
v0x5dc2c5a32060_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a32120_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a321c0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a32390_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a2a800 .event anyedge, v0x5dc2c5a11430_0, v0x5dc2c5a32390_0;
S_0x5dc2c5a2a880 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a2a440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a2aa80 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a2aac0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ab00 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ab40 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ab80 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2abc0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ac00 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ac40 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ac80 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2acc0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2ad00 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a2e8f0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a77cb0;  1 drivers
v0x5dc2c5a2e9d0_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a77da0;  1 drivers
v0x5dc2c5a2eab0_0 .net "ina", 15 0, L_0x5dc2c5a77c10;  alias, 1 drivers
v0x5dc2c5a2eb80_0 .net "inaz", 15 0, L_0x5dc2c5a78020;  1 drivers
v0x5dc2c5a2ec50_0 .net "inb", 15 0, v0x5dc2c5a11220_0;  alias, 1 drivers
v0x5dc2c5a2ed90_0 .net "inbz", 15 0, L_0x5dc2c5a780c0;  1 drivers
v0x5dc2c5a2ee50_0 .net "out", 15 0, L_0x5dc2c5a78160;  alias, 1 drivers
v0x5dc2c5a2eef0_0 .net "overflow", 0 0, v0x5dc2c5a2e7b0_0;  1 drivers
v0x5dc2c5a2efc0_0 .net/s "res", 16 0, L_0x5dc2c5a77e90;  1 drivers
L_0x5dc2c5a77cb0 .extend/s 17, L_0x5dc2c5a78020;
L_0x5dc2c5a77da0 .extend/s 17, L_0x5dc2c5a780c0;
L_0x5dc2c5a77e90 .arith/sum 17, L_0x5dc2c5a77cb0, L_0x5dc2c5a77da0;
S_0x5dc2c5a2b370 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a2a880;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a2b570 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a2b5b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2b5f0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2b630 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2b670 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a2be90_0 .net "in", 15 0, L_0x5dc2c5a77c10;  alias, 1 drivers
v0x5dc2c5a2bf90_0 .var "ini", 7 0;
v0x5dc2c5a2c070_0 .var "inr", 15 0;
v0x5dc2c5a2c160_0 .net "out", 15 0, L_0x5dc2c5a78020;  alias, 1 drivers
v0x5dc2c5a2c240_0 .var "outf", 7 0;
v0x5dc2c5a2c370_0 .var "outi", 7 0;
v0x5dc2c5a2c450_0 .var "overflow", 0 0;
L_0x5dc2c5a78020 .concat [ 8 8 0 0], v0x5dc2c5a2c240_0, v0x5dc2c5a2c370_0;
S_0x5dc2c5a2b9b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a2b370;
 .timescale -9 -12;
E_0x5dc2c5a2bbb0 .event anyedge, v0x5dc2c5a2be90_0;
S_0x5dc2c5a2bc30 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a2b370;
 .timescale -9 -12;
E_0x5dc2c5a2be30 .event anyedge, v0x5dc2c5a2c070_0, v0x5dc2c5a2bf90_0;
S_0x5dc2c5a2c590 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a2a880;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a2c770 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a2c7b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2c7f0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2c830 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2c870 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a2d040_0 .net "in", 15 0, v0x5dc2c5a11220_0;  alias, 1 drivers
v0x5dc2c5a2d150_0 .var "ini", 7 0;
v0x5dc2c5a2d210_0 .var "inr", 15 0;
v0x5dc2c5a2d300_0 .net "out", 15 0, L_0x5dc2c5a780c0;  alias, 1 drivers
v0x5dc2c5a2d3e0_0 .var "outf", 7 0;
v0x5dc2c5a2d510_0 .var "outi", 7 0;
v0x5dc2c5a2d5f0_0 .var "overflow", 0 0;
L_0x5dc2c5a780c0 .concat [ 8 8 0 0], v0x5dc2c5a2d3e0_0, v0x5dc2c5a2d510_0;
S_0x5dc2c5a2cb60 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a2c590;
 .timescale -9 -12;
E_0x5dc2c5a2cd60 .event anyedge, v0x5dc2c5a11220_0;
S_0x5dc2c5a2cde0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a2c590;
 .timescale -9 -12;
E_0x5dc2c5a2cfe0 .event anyedge, v0x5dc2c5a2d210_0, v0x5dc2c5a2d150_0;
S_0x5dc2c5a2d730 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a2a880;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a2d910 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a2d950 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2d990 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a2d9d0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2da10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a2e1f0_0 .net "in", 16 0, L_0x5dc2c5a77e90;  alias, 1 drivers
v0x5dc2c5a2e2f0_0 .var "ini", 8 0;
v0x5dc2c5a2e3d0_0 .var "inr", 16 0;
v0x5dc2c5a2e4c0_0 .net "out", 15 0, L_0x5dc2c5a78160;  alias, 1 drivers
v0x5dc2c5a2e5a0_0 .var "outf", 7 0;
v0x5dc2c5a2e6d0_0 .var "outi", 7 0;
v0x5dc2c5a2e7b0_0 .var "overflow", 0 0;
L_0x5dc2c5a78160 .concat [ 8 8 0 0], v0x5dc2c5a2e5a0_0, v0x5dc2c5a2e6d0_0;
S_0x5dc2c5a2dd30 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a2d730;
 .timescale -9 -12;
E_0x5dc2c5a2df10 .event anyedge, v0x5dc2c5a2e1f0_0;
S_0x5dc2c5a2df90 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a2d730;
 .timescale -9 -12;
E_0x5dc2c5a2e190 .event anyedge, v0x5dc2c5a2e3d0_0, v0x5dc2c5a2e2f0_0;
S_0x5dc2c5a2f100 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a2a440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a2f2b0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a2f2f0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2f330 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2f370 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2f3b0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2f3f0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2f430 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2f470 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a2f4b0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a30eb0_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a778a0;  1 drivers
v0x5dc2c5a30f90_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a77a00;  1 drivers
v0x5dc2c5a31070_0 .net "ina", 15 0, v0x5dc2c5a297c0_0;  alias, 1 drivers
v0x5dc2c5a31110_0 .net "inb", 15 0, v0x5dc2c5a321c0_0;  1 drivers
v0x5dc2c5a311d0_0 .net "out", 15 0, L_0x5dc2c5a77c10;  alias, 1 drivers
v0x5dc2c5a312e0_0 .net "overflow", 0 0, v0x5dc2c5a30d70_0;  1 drivers
v0x5dc2c5a31380_0 .net/s "res", 31 0, L_0x5dc2c5a77ad0;  1 drivers
L_0x5dc2c5a778a0 .extend/s 32, v0x5dc2c5a297c0_0;
L_0x5dc2c5a77a00 .extend/s 32, v0x5dc2c5a321c0_0;
L_0x5dc2c5a77ad0 .arith/mult 32, L_0x5dc2c5a778a0, L_0x5dc2c5a77a00;
S_0x5dc2c5a2fa80 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a2f100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a2fc60 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a2fca0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a2fce0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a2fd20 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a2fd60 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a30780_0 .net "in", 31 0, L_0x5dc2c5a77ad0;  alias, 1 drivers
v0x5dc2c5a30880_0 .var "ini", 15 0;
v0x5dc2c5a30960_0 .var "inr", 23 0;
v0x5dc2c5a30a50_0 .net "out", 15 0, L_0x5dc2c5a77c10;  alias, 1 drivers
v0x5dc2c5a30b60_0 .var "outf", 7 0;
v0x5dc2c5a30c90_0 .var "outi", 7 0;
v0x5dc2c5a30d70_0 .var "overflow", 0 0;
L_0x5dc2c5a77c10 .concat [ 8 8 0 0], v0x5dc2c5a30b60_0, v0x5dc2c5a30c90_0;
S_0x5dc2c5a300a0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a2fa80;
 .timescale -9 -12;
S_0x5dc2c5a302a0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a300a0;
 .timescale -9 -12;
E_0x5dc2c5a304a0 .event anyedge, v0x5dc2c5a30780_0, v0x5dc2c5a30960_0;
S_0x5dc2c5a30520 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a2fa80;
 .timescale -9 -12;
E_0x5dc2c5a30720 .event anyedge, v0x5dc2c5a30960_0, v0x5dc2c5a30880_0;
S_0x5dc2c5a32690 .scope module, "pe34" "pe" 3 380, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a32820 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a39730_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a397f0_0 .net/s "mac_out", 15 0, L_0x5dc2c5a78c10;  1 drivers
v0x5dc2c5a39900_0 .net/s "mult_out", 15 0, L_0x5dc2c5a786c0;  1 drivers
v0x5dc2c5a399a0_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a34f8;  alias, 0 drivers
v0x5dc2c5a39a40_0 .net "pe_enabled", 0 0, L_0x5dc2c5a78ce0;  1 drivers
v0x5dc2c5a39b50_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a31a10_0;  alias, 1 drivers
v0x5dc2c5a39c60_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a39d40_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a19320_0;  alias, 1 drivers
v0x5dc2c5a39e00_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a39f70_0 .net "pe_switch_in", 0 0, v0x5dc2c5a19530_0;  alias, 1 drivers
v0x5dc2c5a3a010_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a3a0b0_0 .net "pe_valid_in", 0 0, v0x5dc2c5a19670_0;  alias, 1 drivers
v0x5dc2c5a3a150_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a3a1f0_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a19800_0;  alias, 1 drivers
v0x5dc2c5a3a2b0_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a3a370_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a3a410_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a3a5e0_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a32a50 .event anyedge, v0x5dc2c5a19530_0, v0x5dc2c5a3a5e0_0;
S_0x5dc2c5a32ad0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a32690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a32cd0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a32d10 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32d50 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32d90 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32dd0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32e10 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32e50 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32e90 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32ed0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32f10 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a32f50 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a36b40_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a78760;  1 drivers
v0x5dc2c5a36c20_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a78850;  1 drivers
v0x5dc2c5a36d00_0 .net "ina", 15 0, L_0x5dc2c5a786c0;  alias, 1 drivers
v0x5dc2c5a36dd0_0 .net "inaz", 15 0, L_0x5dc2c5a78ad0;  1 drivers
v0x5dc2c5a36ea0_0 .net "inb", 15 0, v0x5dc2c5a19320_0;  alias, 1 drivers
v0x5dc2c5a36fe0_0 .net "inbz", 15 0, L_0x5dc2c5a78b70;  1 drivers
v0x5dc2c5a370a0_0 .net "out", 15 0, L_0x5dc2c5a78c10;  alias, 1 drivers
v0x5dc2c5a37140_0 .net "overflow", 0 0, v0x5dc2c5a36a00_0;  1 drivers
v0x5dc2c5a37210_0 .net/s "res", 16 0, L_0x5dc2c5a78940;  1 drivers
L_0x5dc2c5a78760 .extend/s 17, L_0x5dc2c5a78ad0;
L_0x5dc2c5a78850 .extend/s 17, L_0x5dc2c5a78b70;
L_0x5dc2c5a78940 .arith/sum 17, L_0x5dc2c5a78760, L_0x5dc2c5a78850;
S_0x5dc2c5a335c0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a32ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a337c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a33800 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a33840 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a33880 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a338c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a340e0_0 .net "in", 15 0, L_0x5dc2c5a786c0;  alias, 1 drivers
v0x5dc2c5a341e0_0 .var "ini", 7 0;
v0x5dc2c5a342c0_0 .var "inr", 15 0;
v0x5dc2c5a343b0_0 .net "out", 15 0, L_0x5dc2c5a78ad0;  alias, 1 drivers
v0x5dc2c5a34490_0 .var "outf", 7 0;
v0x5dc2c5a345c0_0 .var "outi", 7 0;
v0x5dc2c5a346a0_0 .var "overflow", 0 0;
L_0x5dc2c5a78ad0 .concat [ 8 8 0 0], v0x5dc2c5a34490_0, v0x5dc2c5a345c0_0;
S_0x5dc2c5a33c00 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a335c0;
 .timescale -9 -12;
E_0x5dc2c5a33e00 .event anyedge, v0x5dc2c5a340e0_0;
S_0x5dc2c5a33e80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a335c0;
 .timescale -9 -12;
E_0x5dc2c5a34080 .event anyedge, v0x5dc2c5a342c0_0, v0x5dc2c5a341e0_0;
S_0x5dc2c5a347e0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a32ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a349c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a34a00 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a34a40 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a34a80 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a34ac0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a35290_0 .net "in", 15 0, v0x5dc2c5a19320_0;  alias, 1 drivers
v0x5dc2c5a353a0_0 .var "ini", 7 0;
v0x5dc2c5a35460_0 .var "inr", 15 0;
v0x5dc2c5a35550_0 .net "out", 15 0, L_0x5dc2c5a78b70;  alias, 1 drivers
v0x5dc2c5a35630_0 .var "outf", 7 0;
v0x5dc2c5a35760_0 .var "outi", 7 0;
v0x5dc2c5a35840_0 .var "overflow", 0 0;
L_0x5dc2c5a78b70 .concat [ 8 8 0 0], v0x5dc2c5a35630_0, v0x5dc2c5a35760_0;
S_0x5dc2c5a34db0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a347e0;
 .timescale -9 -12;
E_0x5dc2c5a34fb0 .event anyedge, v0x5dc2c5a19320_0;
S_0x5dc2c5a35030 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a347e0;
 .timescale -9 -12;
E_0x5dc2c5a35230 .event anyedge, v0x5dc2c5a35460_0, v0x5dc2c5a353a0_0;
S_0x5dc2c5a35980 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a32ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a35b60 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a35ba0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a35be0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a35c20 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a35c60 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a36440_0 .net "in", 16 0, L_0x5dc2c5a78940;  alias, 1 drivers
v0x5dc2c5a36540_0 .var "ini", 8 0;
v0x5dc2c5a36620_0 .var "inr", 16 0;
v0x5dc2c5a36710_0 .net "out", 15 0, L_0x5dc2c5a78c10;  alias, 1 drivers
v0x5dc2c5a367f0_0 .var "outf", 7 0;
v0x5dc2c5a36920_0 .var "outi", 7 0;
v0x5dc2c5a36a00_0 .var "overflow", 0 0;
L_0x5dc2c5a78c10 .concat [ 8 8 0 0], v0x5dc2c5a367f0_0, v0x5dc2c5a36920_0;
S_0x5dc2c5a35f80 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a35980;
 .timescale -9 -12;
E_0x5dc2c5a36160 .event anyedge, v0x5dc2c5a36440_0;
S_0x5dc2c5a361e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a35980;
 .timescale -9 -12;
E_0x5dc2c5a363e0 .event anyedge, v0x5dc2c5a36620_0, v0x5dc2c5a36540_0;
S_0x5dc2c5a37350 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a32690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a37500 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a37540 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a37580 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a375c0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a37600 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a37640 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a37680 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a376c0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a37700 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a39100_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a78300;  1 drivers
v0x5dc2c5a391e0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a78460;  1 drivers
v0x5dc2c5a392c0_0 .net "ina", 15 0, v0x5dc2c5a31a10_0;  alias, 1 drivers
v0x5dc2c5a39360_0 .net "inb", 15 0, v0x5dc2c5a3a410_0;  1 drivers
v0x5dc2c5a39420_0 .net "out", 15 0, L_0x5dc2c5a786c0;  alias, 1 drivers
v0x5dc2c5a39530_0 .net "overflow", 0 0, v0x5dc2c5a38fc0_0;  1 drivers
v0x5dc2c5a395d0_0 .net/s "res", 31 0, L_0x5dc2c5a78530;  1 drivers
L_0x5dc2c5a78300 .extend/s 32, v0x5dc2c5a31a10_0;
L_0x5dc2c5a78460 .extend/s 32, v0x5dc2c5a3a410_0;
L_0x5dc2c5a78530 .arith/mult 32, L_0x5dc2c5a78300, L_0x5dc2c5a78460;
S_0x5dc2c5a37cd0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a37350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a37eb0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a37ef0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a37f30 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a37f70 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a37fb0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a389d0_0 .net "in", 31 0, L_0x5dc2c5a78530;  alias, 1 drivers
v0x5dc2c5a38ad0_0 .var "ini", 15 0;
v0x5dc2c5a38bb0_0 .var "inr", 23 0;
v0x5dc2c5a38ca0_0 .net "out", 15 0, L_0x5dc2c5a786c0;  alias, 1 drivers
v0x5dc2c5a38db0_0 .var "outf", 7 0;
v0x5dc2c5a38ee0_0 .var "outi", 7 0;
v0x5dc2c5a38fc0_0 .var "overflow", 0 0;
L_0x5dc2c5a786c0 .concat [ 8 8 0 0], v0x5dc2c5a38db0_0, v0x5dc2c5a38ee0_0;
S_0x5dc2c5a382f0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a37cd0;
 .timescale -9 -12;
S_0x5dc2c5a384f0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a382f0;
 .timescale -9 -12;
E_0x5dc2c5a386f0 .event anyedge, v0x5dc2c5a389d0_0, v0x5dc2c5a38bb0_0;
S_0x5dc2c5a38770 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a37cd0;
 .timescale -9 -12;
E_0x5dc2c5a38970 .event anyedge, v0x5dc2c5a38bb0_0, v0x5dc2c5a38ad0_0;
S_0x5dc2c5a3a8e0 .scope module, "pe41" "pe" 3 403, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a3aa70 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a41990_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a41a50_0 .net/s "mac_out", 15 0, L_0x5dc2c5a796f0;  1 drivers
v0x5dc2c5a41b60_0 .net/s "mult_out", 15 0, L_0x5dc2c5a791a0;  1 drivers
v0x5dc2c5a41c00_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a0a38;  alias, 0 drivers
v0x5dc2c5a41ca0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a797c0;  1 drivers
v0x5dc2c5a41d60_0 .net/s "pe_input_in", 15 0, o0x7e694e5aae48;  alias, 0 drivers
v0x5dc2c5a41e20_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a41ee0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a216c0_0;  alias, 1 drivers
v0x5dc2c5a41fa0_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a42110_0 .net "pe_switch_in", 0 0, v0x5dc2c5a21840_0;  alias, 1 drivers
v0x5dc2c5a421b0_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a42250_0 .net "pe_valid_in", 0 0, v0x5dc2c5a21980_0;  alias, 1 drivers
v0x5dc2c5a42320_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a423c0_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a21b10_0;  alias, 1 drivers
v0x5dc2c5a424b0_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a42570_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a42610_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a42810_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a3aca0 .event anyedge, v0x5dc2c5a21840_0, v0x5dc2c5a42810_0;
S_0x5dc2c5a3ad20 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a3a8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a3af20 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a3af60 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3afa0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3afe0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b020 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b060 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b0a0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b0e0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b120 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b160 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3b1a0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a3ed90_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a79240;  1 drivers
v0x5dc2c5a3ee70_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a79330;  1 drivers
v0x5dc2c5a3ef50_0 .net "ina", 15 0, L_0x5dc2c5a791a0;  alias, 1 drivers
v0x5dc2c5a3f020_0 .net "inaz", 15 0, L_0x5dc2c5a795b0;  1 drivers
v0x5dc2c5a3f0f0_0 .net "inb", 15 0, v0x5dc2c5a216c0_0;  alias, 1 drivers
v0x5dc2c5a3f230_0 .net "inbz", 15 0, L_0x5dc2c5a79650;  1 drivers
v0x5dc2c5a3f2f0_0 .net "out", 15 0, L_0x5dc2c5a796f0;  alias, 1 drivers
v0x5dc2c5a3f390_0 .net "overflow", 0 0, v0x5dc2c5a3ec50_0;  1 drivers
v0x5dc2c5a3f460_0 .net/s "res", 16 0, L_0x5dc2c5a79420;  1 drivers
L_0x5dc2c5a79240 .extend/s 17, L_0x5dc2c5a795b0;
L_0x5dc2c5a79330 .extend/s 17, L_0x5dc2c5a79650;
L_0x5dc2c5a79420 .arith/sum 17, L_0x5dc2c5a79240, L_0x5dc2c5a79330;
S_0x5dc2c5a3b810 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a3ad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a3ba10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a3ba50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3ba90 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3bad0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3bb10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a3c330_0 .net "in", 15 0, L_0x5dc2c5a791a0;  alias, 1 drivers
v0x5dc2c5a3c430_0 .var "ini", 7 0;
v0x5dc2c5a3c510_0 .var "inr", 15 0;
v0x5dc2c5a3c600_0 .net "out", 15 0, L_0x5dc2c5a795b0;  alias, 1 drivers
v0x5dc2c5a3c6e0_0 .var "outf", 7 0;
v0x5dc2c5a3c810_0 .var "outi", 7 0;
v0x5dc2c5a3c8f0_0 .var "overflow", 0 0;
L_0x5dc2c5a795b0 .concat [ 8 8 0 0], v0x5dc2c5a3c6e0_0, v0x5dc2c5a3c810_0;
S_0x5dc2c5a3be50 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a3b810;
 .timescale -9 -12;
E_0x5dc2c5a3c050 .event anyedge, v0x5dc2c5a3c330_0;
S_0x5dc2c5a3c0d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a3b810;
 .timescale -9 -12;
E_0x5dc2c5a3c2d0 .event anyedge, v0x5dc2c5a3c510_0, v0x5dc2c5a3c430_0;
S_0x5dc2c5a3ca30 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a3ad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a3cc10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a3cc50 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3cc90 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3ccd0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3cd10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a3d4e0_0 .net "in", 15 0, v0x5dc2c5a216c0_0;  alias, 1 drivers
v0x5dc2c5a3d5f0_0 .var "ini", 7 0;
v0x5dc2c5a3d6b0_0 .var "inr", 15 0;
v0x5dc2c5a3d7a0_0 .net "out", 15 0, L_0x5dc2c5a79650;  alias, 1 drivers
v0x5dc2c5a3d880_0 .var "outf", 7 0;
v0x5dc2c5a3d9b0_0 .var "outi", 7 0;
v0x5dc2c5a3da90_0 .var "overflow", 0 0;
L_0x5dc2c5a79650 .concat [ 8 8 0 0], v0x5dc2c5a3d880_0, v0x5dc2c5a3d9b0_0;
S_0x5dc2c5a3d000 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a3ca30;
 .timescale -9 -12;
E_0x5dc2c5a3d200 .event anyedge, v0x5dc2c5a216c0_0;
S_0x5dc2c5a3d280 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a3ca30;
 .timescale -9 -12;
E_0x5dc2c5a3d480 .event anyedge, v0x5dc2c5a3d6b0_0, v0x5dc2c5a3d5f0_0;
S_0x5dc2c5a3dbd0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a3ad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a3ddb0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a3ddf0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3de30 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a3de70 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3deb0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a3e690_0 .net "in", 16 0, L_0x5dc2c5a79420;  alias, 1 drivers
v0x5dc2c5a3e790_0 .var "ini", 8 0;
v0x5dc2c5a3e870_0 .var "inr", 16 0;
v0x5dc2c5a3e960_0 .net "out", 15 0, L_0x5dc2c5a796f0;  alias, 1 drivers
v0x5dc2c5a3ea40_0 .var "outf", 7 0;
v0x5dc2c5a3eb70_0 .var "outi", 7 0;
v0x5dc2c5a3ec50_0 .var "overflow", 0 0;
L_0x5dc2c5a796f0 .concat [ 8 8 0 0], v0x5dc2c5a3ea40_0, v0x5dc2c5a3eb70_0;
S_0x5dc2c5a3e1d0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a3dbd0;
 .timescale -9 -12;
E_0x5dc2c5a3e3b0 .event anyedge, v0x5dc2c5a3e690_0;
S_0x5dc2c5a3e430 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a3dbd0;
 .timescale -9 -12;
E_0x5dc2c5a3e630 .event anyedge, v0x5dc2c5a3e870_0, v0x5dc2c5a3e790_0;
S_0x5dc2c5a3f5a0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a3a8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a3f750 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a3f790 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3f7d0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3f810 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3f850 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3f890 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3f8d0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a3f910 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a3f950 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a41350_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a78e20;  1 drivers
v0x5dc2c5a41430_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a78ef0;  1 drivers
v0x5dc2c5a41510_0 .net "ina", 15 0, o0x7e694e5aae48;  alias, 0 drivers
v0x5dc2c5a415d0_0 .net "inb", 15 0, v0x5dc2c5a42610_0;  1 drivers
v0x5dc2c5a416b0_0 .net "out", 15 0, L_0x5dc2c5a791a0;  alias, 1 drivers
v0x5dc2c5a417c0_0 .net "overflow", 0 0, v0x5dc2c5a41210_0;  1 drivers
v0x5dc2c5a41860_0 .net/s "res", 31 0, L_0x5dc2c5a79010;  1 drivers
L_0x5dc2c5a78e20 .extend/s 32, o0x7e694e5aae48;
L_0x5dc2c5a78ef0 .extend/s 32, v0x5dc2c5a42610_0;
L_0x5dc2c5a79010 .arith/mult 32, L_0x5dc2c5a78e20, L_0x5dc2c5a78ef0;
S_0x5dc2c5a3ff20 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a3f5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a40100 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a40140 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a40180 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a401c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a40200 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a40c20_0 .net "in", 31 0, L_0x5dc2c5a79010;  alias, 1 drivers
v0x5dc2c5a40d20_0 .var "ini", 15 0;
v0x5dc2c5a40e00_0 .var "inr", 23 0;
v0x5dc2c5a40ef0_0 .net "out", 15 0, L_0x5dc2c5a791a0;  alias, 1 drivers
v0x5dc2c5a41000_0 .var "outf", 7 0;
v0x5dc2c5a41130_0 .var "outi", 7 0;
v0x5dc2c5a41210_0 .var "overflow", 0 0;
L_0x5dc2c5a791a0 .concat [ 8 8 0 0], v0x5dc2c5a41000_0, v0x5dc2c5a41130_0;
S_0x5dc2c5a40540 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a3ff20;
 .timescale -9 -12;
S_0x5dc2c5a40740 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a40540;
 .timescale -9 -12;
E_0x5dc2c5a40940 .event anyedge, v0x5dc2c5a40c20_0, v0x5dc2c5a40e00_0;
S_0x5dc2c5a409c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a3ff20;
 .timescale -9 -12;
E_0x5dc2c5a40bc0 .event anyedge, v0x5dc2c5a40e00_0, v0x5dc2c5a40d20_0;
S_0x5dc2c5a42b10 .scope module, "pe42" "pe" 3 424, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a42ca0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a49bb0_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a49c70_0 .net/s "mac_out", 15 0, L_0x5dc2c5a7a1a0;  1 drivers
v0x5dc2c5a49d80_0 .net/s "mult_out", 15 0, L_0x5dc2c5a79c50;  1 drivers
v0x5dc2c5a49e20_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a18d8;  alias, 0 drivers
v0x5dc2c5a49ec0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a7a270;  1 drivers
v0x5dc2c5a49f80_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a41e20_0;  alias, 1 drivers
v0x5dc2c5a4a090_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a4a170_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a29960_0;  alias, 1 drivers
v0x5dc2c5a4a230_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a4a3a0_0 .net "pe_switch_in", 0 0, v0x5dc2c5a29b70_0;  alias, 1 drivers
v0x5dc2c5a4a440_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a4a4e0_0 .net "pe_valid_in", 0 0, v0x5dc2c5a29cb0_0;  alias, 1 drivers
v0x5dc2c5a4a580_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a4a620_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a29e10_0;  alias, 1 drivers
v0x5dc2c5a4a6e0_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a4a7a0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a4a840_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a4aa40_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a42ed0 .event anyedge, v0x5dc2c5a29b70_0, v0x5dc2c5a4aa40_0;
S_0x5dc2c5a42f50 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a42b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a43150 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a43190 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a431d0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43210 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43250 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43290 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a432d0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43310 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43350 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43390 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a433d0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a46fc0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a79cf0;  1 drivers
v0x5dc2c5a470a0_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a79de0;  1 drivers
v0x5dc2c5a47180_0 .net "ina", 15 0, L_0x5dc2c5a79c50;  alias, 1 drivers
v0x5dc2c5a47250_0 .net "inaz", 15 0, L_0x5dc2c5a7a060;  1 drivers
v0x5dc2c5a47320_0 .net "inb", 15 0, v0x5dc2c5a29960_0;  alias, 1 drivers
v0x5dc2c5a47460_0 .net "inbz", 15 0, L_0x5dc2c5a7a100;  1 drivers
v0x5dc2c5a47520_0 .net "out", 15 0, L_0x5dc2c5a7a1a0;  alias, 1 drivers
v0x5dc2c5a475c0_0 .net "overflow", 0 0, v0x5dc2c5a46e80_0;  1 drivers
v0x5dc2c5a47690_0 .net/s "res", 16 0, L_0x5dc2c5a79ed0;  1 drivers
L_0x5dc2c5a79cf0 .extend/s 17, L_0x5dc2c5a7a060;
L_0x5dc2c5a79de0 .extend/s 17, L_0x5dc2c5a7a100;
L_0x5dc2c5a79ed0 .arith/sum 17, L_0x5dc2c5a79cf0, L_0x5dc2c5a79de0;
S_0x5dc2c5a43a40 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a42f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a43c40 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a43c80 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43cc0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43d00 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a43d40 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a44560_0 .net "in", 15 0, L_0x5dc2c5a79c50;  alias, 1 drivers
v0x5dc2c5a44660_0 .var "ini", 7 0;
v0x5dc2c5a44740_0 .var "inr", 15 0;
v0x5dc2c5a44830_0 .net "out", 15 0, L_0x5dc2c5a7a060;  alias, 1 drivers
v0x5dc2c5a44910_0 .var "outf", 7 0;
v0x5dc2c5a44a40_0 .var "outi", 7 0;
v0x5dc2c5a44b20_0 .var "overflow", 0 0;
L_0x5dc2c5a7a060 .concat [ 8 8 0 0], v0x5dc2c5a44910_0, v0x5dc2c5a44a40_0;
S_0x5dc2c5a44080 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a43a40;
 .timescale -9 -12;
E_0x5dc2c5a44280 .event anyedge, v0x5dc2c5a44560_0;
S_0x5dc2c5a44300 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a43a40;
 .timescale -9 -12;
E_0x5dc2c5a44500 .event anyedge, v0x5dc2c5a44740_0, v0x5dc2c5a44660_0;
S_0x5dc2c5a44c60 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a42f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a44e40 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a44e80 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a44ec0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a44f00 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a44f40 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a45710_0 .net "in", 15 0, v0x5dc2c5a29960_0;  alias, 1 drivers
v0x5dc2c5a45820_0 .var "ini", 7 0;
v0x5dc2c5a458e0_0 .var "inr", 15 0;
v0x5dc2c5a459d0_0 .net "out", 15 0, L_0x5dc2c5a7a100;  alias, 1 drivers
v0x5dc2c5a45ab0_0 .var "outf", 7 0;
v0x5dc2c5a45be0_0 .var "outi", 7 0;
v0x5dc2c5a45cc0_0 .var "overflow", 0 0;
L_0x5dc2c5a7a100 .concat [ 8 8 0 0], v0x5dc2c5a45ab0_0, v0x5dc2c5a45be0_0;
S_0x5dc2c5a45230 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a44c60;
 .timescale -9 -12;
E_0x5dc2c5a45430 .event anyedge, v0x5dc2c5a29960_0;
S_0x5dc2c5a454b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a44c60;
 .timescale -9 -12;
E_0x5dc2c5a456b0 .event anyedge, v0x5dc2c5a458e0_0, v0x5dc2c5a45820_0;
S_0x5dc2c5a45e00 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a42f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a45fe0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a46020 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a46060 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a460a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a460e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a468c0_0 .net "in", 16 0, L_0x5dc2c5a79ed0;  alias, 1 drivers
v0x5dc2c5a469c0_0 .var "ini", 8 0;
v0x5dc2c5a46aa0_0 .var "inr", 16 0;
v0x5dc2c5a46b90_0 .net "out", 15 0, L_0x5dc2c5a7a1a0;  alias, 1 drivers
v0x5dc2c5a46c70_0 .var "outf", 7 0;
v0x5dc2c5a46da0_0 .var "outi", 7 0;
v0x5dc2c5a46e80_0 .var "overflow", 0 0;
L_0x5dc2c5a7a1a0 .concat [ 8 8 0 0], v0x5dc2c5a46c70_0, v0x5dc2c5a46da0_0;
S_0x5dc2c5a46400 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a45e00;
 .timescale -9 -12;
E_0x5dc2c5a465e0 .event anyedge, v0x5dc2c5a468c0_0;
S_0x5dc2c5a46660 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a45e00;
 .timescale -9 -12;
E_0x5dc2c5a46860 .event anyedge, v0x5dc2c5a46aa0_0, v0x5dc2c5a469c0_0;
S_0x5dc2c5a477d0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a42b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a47980 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a479c0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a47a00 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a47a40 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a47a80 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a47ac0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a47b00 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a47b40 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a47b80 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a49580_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a79890;  1 drivers
v0x5dc2c5a49660_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a799f0;  1 drivers
v0x5dc2c5a49740_0 .net "ina", 15 0, v0x5dc2c5a41e20_0;  alias, 1 drivers
v0x5dc2c5a497e0_0 .net "inb", 15 0, v0x5dc2c5a4a840_0;  1 drivers
v0x5dc2c5a498a0_0 .net "out", 15 0, L_0x5dc2c5a79c50;  alias, 1 drivers
v0x5dc2c5a499b0_0 .net "overflow", 0 0, v0x5dc2c5a49440_0;  1 drivers
v0x5dc2c5a49a50_0 .net/s "res", 31 0, L_0x5dc2c5a79ac0;  1 drivers
L_0x5dc2c5a79890 .extend/s 32, v0x5dc2c5a41e20_0;
L_0x5dc2c5a799f0 .extend/s 32, v0x5dc2c5a4a840_0;
L_0x5dc2c5a79ac0 .arith/mult 32, L_0x5dc2c5a79890, L_0x5dc2c5a799f0;
S_0x5dc2c5a48150 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a477d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a48330 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a48370 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a483b0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a483f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a48430 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a48e50_0 .net "in", 31 0, L_0x5dc2c5a79ac0;  alias, 1 drivers
v0x5dc2c5a48f50_0 .var "ini", 15 0;
v0x5dc2c5a49030_0 .var "inr", 23 0;
v0x5dc2c5a49120_0 .net "out", 15 0, L_0x5dc2c5a79c50;  alias, 1 drivers
v0x5dc2c5a49230_0 .var "outf", 7 0;
v0x5dc2c5a49360_0 .var "outi", 7 0;
v0x5dc2c5a49440_0 .var "overflow", 0 0;
L_0x5dc2c5a79c50 .concat [ 8 8 0 0], v0x5dc2c5a49230_0, v0x5dc2c5a49360_0;
S_0x5dc2c5a48770 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a48150;
 .timescale -9 -12;
S_0x5dc2c5a48970 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a48770;
 .timescale -9 -12;
E_0x5dc2c5a48b70 .event anyedge, v0x5dc2c5a48e50_0, v0x5dc2c5a49030_0;
S_0x5dc2c5a48bf0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a48150;
 .timescale -9 -12;
E_0x5dc2c5a48df0 .event anyedge, v0x5dc2c5a49030_0, v0x5dc2c5a48f50_0;
S_0x5dc2c5a4ad40 .scope module, "pe43" "pe" 3 445, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a4aed0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a51de0_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a51ea0_0 .net/s "mac_out", 15 0, L_0x5dc2c5a7acd0;  1 drivers
v0x5dc2c5a51fb0_0 .net/s "mult_out", 15 0, L_0x5dc2c5a7a780;  1 drivers
v0x5dc2c5a52050_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a26e8;  alias, 0 drivers
v0x5dc2c5a520f0_0 .net "pe_enabled", 0 0, L_0x5dc2c5a7ada0;  1 drivers
v0x5dc2c5a521b0_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a4a090_0;  alias, 1 drivers
v0x5dc2c5a522c0_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a523a0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a31bb0_0;  alias, 1 drivers
v0x5dc2c5a52460_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a525d0_0 .net "pe_switch_in", 0 0, v0x5dc2c5a31dc0_0;  alias, 1 drivers
v0x5dc2c5a52670_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a52710_0 .net "pe_valid_in", 0 0, v0x5dc2c5a31f00_0;  alias, 1 drivers
v0x5dc2c5a527b0_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a52850_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a32060_0;  alias, 1 drivers
v0x5dc2c5a52910_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a529d0_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a52a70_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a52c70_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a4b100 .event anyedge, v0x5dc2c5a31dc0_0, v0x5dc2c5a52c70_0;
S_0x5dc2c5a4b180 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a4ad40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a4b380 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a4b3c0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b400 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b440 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b480 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b4c0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b500 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b540 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b580 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b5c0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4b600 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a4f1f0_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a7a820;  1 drivers
v0x5dc2c5a4f2d0_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a7a910;  1 drivers
v0x5dc2c5a4f3b0_0 .net "ina", 15 0, L_0x5dc2c5a7a780;  alias, 1 drivers
v0x5dc2c5a4f480_0 .net "inaz", 15 0, L_0x5dc2c5a7ab90;  1 drivers
v0x5dc2c5a4f550_0 .net "inb", 15 0, v0x5dc2c5a31bb0_0;  alias, 1 drivers
v0x5dc2c5a4f690_0 .net "inbz", 15 0, L_0x5dc2c5a7ac30;  1 drivers
v0x5dc2c5a4f750_0 .net "out", 15 0, L_0x5dc2c5a7acd0;  alias, 1 drivers
v0x5dc2c5a4f7f0_0 .net "overflow", 0 0, v0x5dc2c5a4f0b0_0;  1 drivers
v0x5dc2c5a4f8c0_0 .net/s "res", 16 0, L_0x5dc2c5a7aa00;  1 drivers
L_0x5dc2c5a7a820 .extend/s 17, L_0x5dc2c5a7ab90;
L_0x5dc2c5a7a910 .extend/s 17, L_0x5dc2c5a7ac30;
L_0x5dc2c5a7aa00 .arith/sum 17, L_0x5dc2c5a7a820, L_0x5dc2c5a7a910;
S_0x5dc2c5a4bc70 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a4b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a4be70 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a4beb0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4bef0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4bf30 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4bf70 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a4c790_0 .net "in", 15 0, L_0x5dc2c5a7a780;  alias, 1 drivers
v0x5dc2c5a4c890_0 .var "ini", 7 0;
v0x5dc2c5a4c970_0 .var "inr", 15 0;
v0x5dc2c5a4ca60_0 .net "out", 15 0, L_0x5dc2c5a7ab90;  alias, 1 drivers
v0x5dc2c5a4cb40_0 .var "outf", 7 0;
v0x5dc2c5a4cc70_0 .var "outi", 7 0;
v0x5dc2c5a4cd50_0 .var "overflow", 0 0;
L_0x5dc2c5a7ab90 .concat [ 8 8 0 0], v0x5dc2c5a4cb40_0, v0x5dc2c5a4cc70_0;
S_0x5dc2c5a4c2b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a4bc70;
 .timescale -9 -12;
E_0x5dc2c5a4c4b0 .event anyedge, v0x5dc2c5a4c790_0;
S_0x5dc2c5a4c530 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a4bc70;
 .timescale -9 -12;
E_0x5dc2c5a4c730 .event anyedge, v0x5dc2c5a4c970_0, v0x5dc2c5a4c890_0;
S_0x5dc2c5a4ce90 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a4b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a4d070 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a4d0b0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4d0f0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4d130 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4d170 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a4d940_0 .net "in", 15 0, v0x5dc2c5a31bb0_0;  alias, 1 drivers
v0x5dc2c5a4da50_0 .var "ini", 7 0;
v0x5dc2c5a4db10_0 .var "inr", 15 0;
v0x5dc2c5a4dc00_0 .net "out", 15 0, L_0x5dc2c5a7ac30;  alias, 1 drivers
v0x5dc2c5a4dce0_0 .var "outf", 7 0;
v0x5dc2c5a4de10_0 .var "outi", 7 0;
v0x5dc2c5a4def0_0 .var "overflow", 0 0;
L_0x5dc2c5a7ac30 .concat [ 8 8 0 0], v0x5dc2c5a4dce0_0, v0x5dc2c5a4de10_0;
S_0x5dc2c5a4d460 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a4ce90;
 .timescale -9 -12;
E_0x5dc2c5a4d660 .event anyedge, v0x5dc2c5a31bb0_0;
S_0x5dc2c5a4d6e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a4ce90;
 .timescale -9 -12;
E_0x5dc2c5a4d8e0 .event anyedge, v0x5dc2c5a4db10_0, v0x5dc2c5a4da50_0;
S_0x5dc2c5a4e030 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a4b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a4e210 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a4e250 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4e290 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a4e2d0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4e310 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a4eaf0_0 .net "in", 16 0, L_0x5dc2c5a7aa00;  alias, 1 drivers
v0x5dc2c5a4ebf0_0 .var "ini", 8 0;
v0x5dc2c5a4ecd0_0 .var "inr", 16 0;
v0x5dc2c5a4edc0_0 .net "out", 15 0, L_0x5dc2c5a7acd0;  alias, 1 drivers
v0x5dc2c5a4eea0_0 .var "outf", 7 0;
v0x5dc2c5a4efd0_0 .var "outi", 7 0;
v0x5dc2c5a4f0b0_0 .var "overflow", 0 0;
L_0x5dc2c5a7acd0 .concat [ 8 8 0 0], v0x5dc2c5a4eea0_0, v0x5dc2c5a4efd0_0;
S_0x5dc2c5a4e630 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a4e030;
 .timescale -9 -12;
E_0x5dc2c5a4e810 .event anyedge, v0x5dc2c5a4eaf0_0;
S_0x5dc2c5a4e890 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a4e030;
 .timescale -9 -12;
E_0x5dc2c5a4ea90 .event anyedge, v0x5dc2c5a4ecd0_0, v0x5dc2c5a4ebf0_0;
S_0x5dc2c5a4fa00 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a4ad40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a4fbb0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a4fbf0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4fc30 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4fc70 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4fcb0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4fcf0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4fd30 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a4fd70 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a4fdb0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a517b0_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a7a3c0;  1 drivers
v0x5dc2c5a51890_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a7a520;  1 drivers
v0x5dc2c5a51970_0 .net "ina", 15 0, v0x5dc2c5a4a090_0;  alias, 1 drivers
v0x5dc2c5a51a10_0 .net "inb", 15 0, v0x5dc2c5a52a70_0;  1 drivers
v0x5dc2c5a51ad0_0 .net "out", 15 0, L_0x5dc2c5a7a780;  alias, 1 drivers
v0x5dc2c5a51be0_0 .net "overflow", 0 0, v0x5dc2c5a51670_0;  1 drivers
v0x5dc2c5a51c80_0 .net/s "res", 31 0, L_0x5dc2c5a7a5f0;  1 drivers
L_0x5dc2c5a7a3c0 .extend/s 32, v0x5dc2c5a4a090_0;
L_0x5dc2c5a7a520 .extend/s 32, v0x5dc2c5a52a70_0;
L_0x5dc2c5a7a5f0 .arith/mult 32, L_0x5dc2c5a7a3c0, L_0x5dc2c5a7a520;
S_0x5dc2c5a50380 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a4fa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a50560 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a505a0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a505e0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a50620 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a50660 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a51080_0 .net "in", 31 0, L_0x5dc2c5a7a5f0;  alias, 1 drivers
v0x5dc2c5a51180_0 .var "ini", 15 0;
v0x5dc2c5a51260_0 .var "inr", 23 0;
v0x5dc2c5a51350_0 .net "out", 15 0, L_0x5dc2c5a7a780;  alias, 1 drivers
v0x5dc2c5a51460_0 .var "outf", 7 0;
v0x5dc2c5a51590_0 .var "outi", 7 0;
v0x5dc2c5a51670_0 .var "overflow", 0 0;
L_0x5dc2c5a7a780 .concat [ 8 8 0 0], v0x5dc2c5a51460_0, v0x5dc2c5a51590_0;
S_0x5dc2c5a509a0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a50380;
 .timescale -9 -12;
S_0x5dc2c5a50ba0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a509a0;
 .timescale -9 -12;
E_0x5dc2c5a50da0 .event anyedge, v0x5dc2c5a51080_0, v0x5dc2c5a51260_0;
S_0x5dc2c5a50e20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a50380;
 .timescale -9 -12;
E_0x5dc2c5a51020 .event anyedge, v0x5dc2c5a51260_0, v0x5dc2c5a51180_0;
S_0x5dc2c5a52f70 .scope module, "pe44" "pe" 3 466, 4 4 0, S_0x5dc2c5908fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x5dc2c5a53100 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x5dc2c5a5a010_0 .net "clk", 0 0, o0x7e694e5a0a08;  alias, 0 drivers
v0x5dc2c5a5a0d0_0 .net/s "mac_out", 15 0, L_0x5dc2c5a7b780;  1 drivers
v0x5dc2c5a5a1e0_0 .net/s "mult_out", 15 0, L_0x5dc2c5a7b230;  1 drivers
v0x5dc2c5a5a280_0 .net "pe_accept_w_in", 0 0, o0x7e694e5a34f8;  alias, 0 drivers
v0x5dc2c5a5a320_0 .net "pe_enabled", 0 0, L_0x5dc2c5a7b850;  1 drivers
v0x5dc2c5a5a3e0_0 .net/s "pe_input_in", 15 0, v0x5dc2c5a522c0_0;  alias, 1 drivers
v0x5dc2c5a5a4f0_0 .var/s "pe_input_out", 15 0;
v0x5dc2c5a5a5d0_0 .net/s "pe_psum_in", 15 0, v0x5dc2c5a39e00_0;  alias, 1 drivers
v0x5dc2c5a5a690_0 .var/s "pe_psum_out", 15 0;
v0x5dc2c5a5a800_0 .net "pe_switch_in", 0 0, v0x5dc2c5a3a010_0;  alias, 1 drivers
v0x5dc2c5a5a8a0_0 .var "pe_switch_out", 0 0;
v0x5dc2c5a5a940_0 .net "pe_valid_in", 0 0, v0x5dc2c5a3a150_0;  alias, 1 drivers
v0x5dc2c5a5a9e0_0 .var "pe_valid_out", 0 0;
v0x5dc2c5a5aa80_0 .net/s "pe_weight_in", 15 0, v0x5dc2c5a3a2b0_0;  alias, 1 drivers
v0x5dc2c5a5ab40_0 .var/s "pe_weight_out", 15 0;
v0x5dc2c5a5ac00_0 .net "rst", 0 0, o0x7e694e5a0c18;  alias, 0 drivers
v0x5dc2c5a5aca0_0 .var/s "weight_reg_active", 15 0;
v0x5dc2c5a5aea0_0 .var/s "weight_reg_inactive", 15 0;
E_0x5dc2c5a53330 .event anyedge, v0x5dc2c5a3a010_0, v0x5dc2c5a5aea0_0;
S_0x5dc2c5a533b0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x5dc2c5a52f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a535b0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a535f0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a53630 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a53670 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a536b0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a536f0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a53730 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a53770 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a537b0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a537f0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a53830 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x5dc2c5a57420_0 .net/s *"_ivl_0", 16 0, L_0x5dc2c5a7b2d0;  1 drivers
v0x5dc2c5a57500_0 .net/s *"_ivl_2", 16 0, L_0x5dc2c5a7b3c0;  1 drivers
v0x5dc2c5a575e0_0 .net "ina", 15 0, L_0x5dc2c5a7b230;  alias, 1 drivers
v0x5dc2c5a576b0_0 .net "inaz", 15 0, L_0x5dc2c5a7b640;  1 drivers
v0x5dc2c5a57780_0 .net "inb", 15 0, v0x5dc2c5a39e00_0;  alias, 1 drivers
v0x5dc2c5a578c0_0 .net "inbz", 15 0, L_0x5dc2c5a7b6e0;  1 drivers
v0x5dc2c5a57980_0 .net "out", 15 0, L_0x5dc2c5a7b780;  alias, 1 drivers
v0x5dc2c5a57a20_0 .net "overflow", 0 0, v0x5dc2c5a572e0_0;  1 drivers
v0x5dc2c5a57af0_0 .net/s "res", 16 0, L_0x5dc2c5a7b4b0;  1 drivers
L_0x5dc2c5a7b2d0 .extend/s 17, L_0x5dc2c5a7b640;
L_0x5dc2c5a7b3c0 .extend/s 17, L_0x5dc2c5a7b6e0;
L_0x5dc2c5a7b4b0 .arith/sum 17, L_0x5dc2c5a7b2d0, L_0x5dc2c5a7b3c0;
S_0x5dc2c5a53ea0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x5dc2c5a533b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a540a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a540e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a54120 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a54160 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a541a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a549c0_0 .net "in", 15 0, L_0x5dc2c5a7b230;  alias, 1 drivers
v0x5dc2c5a54ac0_0 .var "ini", 7 0;
v0x5dc2c5a54ba0_0 .var "inr", 15 0;
v0x5dc2c5a54c90_0 .net "out", 15 0, L_0x5dc2c5a7b640;  alias, 1 drivers
v0x5dc2c5a54d70_0 .var "outf", 7 0;
v0x5dc2c5a54ea0_0 .var "outi", 7 0;
v0x5dc2c5a54f80_0 .var "overflow", 0 0;
L_0x5dc2c5a7b640 .concat [ 8 8 0 0], v0x5dc2c5a54d70_0, v0x5dc2c5a54ea0_0;
S_0x5dc2c5a544e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a53ea0;
 .timescale -9 -12;
E_0x5dc2c5a546e0 .event anyedge, v0x5dc2c5a549c0_0;
S_0x5dc2c5a54760 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a53ea0;
 .timescale -9 -12;
E_0x5dc2c5a54960 .event anyedge, v0x5dc2c5a54ba0_0, v0x5dc2c5a54ac0_0;
S_0x5dc2c5a550c0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x5dc2c5a533b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a552a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x5dc2c5a552e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a55320 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a55360 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a553a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a55b70_0 .net "in", 15 0, v0x5dc2c5a39e00_0;  alias, 1 drivers
v0x5dc2c5a55c80_0 .var "ini", 7 0;
v0x5dc2c5a55d40_0 .var "inr", 15 0;
v0x5dc2c5a55e30_0 .net "out", 15 0, L_0x5dc2c5a7b6e0;  alias, 1 drivers
v0x5dc2c5a55f10_0 .var "outf", 7 0;
v0x5dc2c5a56040_0 .var "outi", 7 0;
v0x5dc2c5a56120_0 .var "overflow", 0 0;
L_0x5dc2c5a7b6e0 .concat [ 8 8 0 0], v0x5dc2c5a55f10_0, v0x5dc2c5a56040_0;
S_0x5dc2c5a55690 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a550c0;
 .timescale -9 -12;
E_0x5dc2c5a55890 .event anyedge, v0x5dc2c5a39e00_0;
S_0x5dc2c5a55910 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a550c0;
 .timescale -9 -12;
E_0x5dc2c5a55b10 .event anyedge, v0x5dc2c5a55d40_0, v0x5dc2c5a55c80_0;
S_0x5dc2c5a56260 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x5dc2c5a533b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a56440 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a56480 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a564c0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x5dc2c5a56500 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a56540 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a56d20_0 .net "in", 16 0, L_0x5dc2c5a7b4b0;  alias, 1 drivers
v0x5dc2c5a56e20_0 .var "ini", 8 0;
v0x5dc2c5a56f00_0 .var "inr", 16 0;
v0x5dc2c5a56ff0_0 .net "out", 15 0, L_0x5dc2c5a7b780;  alias, 1 drivers
v0x5dc2c5a570d0_0 .var "outf", 7 0;
v0x5dc2c5a57200_0 .var "outi", 7 0;
v0x5dc2c5a572e0_0 .var "overflow", 0 0;
L_0x5dc2c5a7b780 .concat [ 8 8 0 0], v0x5dc2c5a570d0_0, v0x5dc2c5a57200_0;
S_0x5dc2c5a56860 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x5dc2c5a56260;
 .timescale -9 -12;
E_0x5dc2c5a56a40 .event anyedge, v0x5dc2c5a56d20_0;
S_0x5dc2c5a56ac0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a56260;
 .timescale -9 -12;
E_0x5dc2c5a56cc0 .event anyedge, v0x5dc2c5a56f00_0, v0x5dc2c5a56e20_0;
S_0x5dc2c5a57c30 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x5dc2c5a52f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x5dc2c5a57de0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a57e20 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a57e60 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a57ea0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a57ee0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a57f20 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a57f60 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a57fa0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a57fe0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x5dc2c5a599e0_0 .net/s *"_ivl_0", 31 0, L_0x5dc2c5a7ae70;  1 drivers
v0x5dc2c5a59ac0_0 .net/s *"_ivl_2", 31 0, L_0x5dc2c5a7afd0;  1 drivers
v0x5dc2c5a59ba0_0 .net "ina", 15 0, v0x5dc2c5a522c0_0;  alias, 1 drivers
v0x5dc2c5a59c40_0 .net "inb", 15 0, v0x5dc2c5a5aca0_0;  1 drivers
v0x5dc2c5a59d00_0 .net "out", 15 0, L_0x5dc2c5a7b230;  alias, 1 drivers
v0x5dc2c5a59e10_0 .net "overflow", 0 0, v0x5dc2c5a598a0_0;  1 drivers
v0x5dc2c5a59eb0_0 .net/s "res", 31 0, L_0x5dc2c5a7b0a0;  1 drivers
L_0x5dc2c5a7ae70 .extend/s 32, v0x5dc2c5a522c0_0;
L_0x5dc2c5a7afd0 .extend/s 32, v0x5dc2c5a5aca0_0;
L_0x5dc2c5a7b0a0 .arith/mult 32, L_0x5dc2c5a7ae70, L_0x5dc2c5a7afd0;
S_0x5dc2c5a585b0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x5dc2c5a57c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x5dc2c5a58790 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x5dc2c5a587d0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a58810 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x5dc2c5a58850 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x5dc2c5a58890 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x5dc2c5a592b0_0 .net "in", 31 0, L_0x5dc2c5a7b0a0;  alias, 1 drivers
v0x5dc2c5a593b0_0 .var "ini", 15 0;
v0x5dc2c5a59490_0 .var "inr", 23 0;
v0x5dc2c5a59580_0 .net "out", 15 0, L_0x5dc2c5a7b230;  alias, 1 drivers
v0x5dc2c5a59690_0 .var "outf", 7 0;
v0x5dc2c5a597c0_0 .var "outi", 7 0;
v0x5dc2c5a598a0_0 .var "overflow", 0 0;
L_0x5dc2c5a7b230 .concat [ 8 8 0 0], v0x5dc2c5a59690_0, v0x5dc2c5a597c0_0;
S_0x5dc2c5a58bd0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x5dc2c5a585b0;
 .timescale -9 -12;
S_0x5dc2c5a58dd0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x5dc2c5a58bd0;
 .timescale -9 -12;
E_0x5dc2c5a58fd0 .event anyedge, v0x5dc2c5a592b0_0, v0x5dc2c5a59490_0;
S_0x5dc2c5a59050 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x5dc2c5a585b0;
 .timescale -9 -12;
E_0x5dc2c5a59250 .event anyedge, v0x5dc2c5a59490_0, v0x5dc2c5a593b0_0;
S_0x5dc2c59d64f0 .scope module, "dump" "dump" 6 1;
 .timescale -9 -12;
    .scope S_0x5dc2c59df6c0;
T_0 ;
    %wait E_0x5dc2c59df8c0;
    %load/vec4 v0x5dc2c59dfba0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c59dfd80_0, 0, 24;
    %load/vec4 v0x5dc2c59dfba0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c59dfd80_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c59dfd80_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5dc2c59dfd80_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c59dfd80_0, 0, 24;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5dc2c59df940;
T_1 ;
    %wait E_0x5dc2c59dfb40;
    %load/vec4 v0x5dc2c59dfd80_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59dff80_0, 0, 8;
    %store/vec4 v0x5dc2c59dfca0_0, 0, 16;
    %load/vec4 v0x5dc2c59dfca0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c59dfca0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59e0190_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59e00b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59e00b0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59dff80_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5dc2c59dfca0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c59dfca0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59e0190_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e00b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59e00b0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dff80_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e0190_0, 0, 1;
    %load/vec4 v0x5dc2c59dfca0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59e00b0_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5dc2c59deea0;
T_2 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c59dfd80_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59dfca0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e00b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dff80_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x5dc2c59deea0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e0190_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5dc2c59cd3d0;
T_4 ;
    %wait E_0x5dc2c57eab20;
    %load/vec4 v0x5dc2c593fe90_0;
    %store/vec4 v0x5dc2c5932160_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5dc2c59bb740;
T_5 ;
    %wait E_0x5dc2c5721c60;
    %load/vec4 v0x5dc2c5932160_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5924380_0, 0, 8;
    %store/vec4 v0x5dc2c59320c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59165a0_0, 0, 1;
    %load/vec4 v0x5dc2c59320c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x5dc2c5916500_0, 0, 8;
    %load/vec4 v0x5dc2c59320c0_0;
    %store/vec4 v0x5dc2c5916500_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5dc2c59c90a0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5932160_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59320c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5916500_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5924380_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x5dc2c59c90a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59165a0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5dc2c59dc070;
T_8 ;
    %wait E_0x5dc2c59d8cb0;
    %load/vec4 v0x5dc2c59dc4d0_0;
    %store/vec4 v0x5dc2c59dc6b0_0, 0, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5dc2c59dc2b0;
T_9 ;
    %wait E_0x5dc2c59d8cf0;
    %load/vec4 v0x5dc2c59dc6b0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59dc880_0, 0, 8;
    %store/vec4 v0x5dc2c59dc5d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59dca90_0, 0, 1;
    %load/vec4 v0x5dc2c59dc5d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x5dc2c59dc9b0_0, 0, 8;
    %load/vec4 v0x5dc2c59dc5d0_0;
    %store/vec4 v0x5dc2c59dc9b0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5dc2c59dbad0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59dc6b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dc5d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dc9b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dc880_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x5dc2c59dbad0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59dca90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5dc2c59dd1d0;
T_12 ;
    %wait E_0x5dc2c59dd3b0;
    %load/vec4 v0x5dc2c59dd690_0;
    %store/vec4 v0x5dc2c59dd870_0, 0, 17;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5dc2c59dd430;
T_13 ;
    %wait E_0x5dc2c59dd630;
    %load/vec4 v0x5dc2c59dd870_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59dda40_0, 0, 8;
    %store/vec4 v0x5dc2c59dd790_0, 0, 9;
    %load/vec4 v0x5dc2c59dd790_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c59dd790_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59ddc50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59ddb70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59ddb70_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59dda40_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5dc2c59dd790_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c59dd790_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59ddc50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59ddb70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59ddb70_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dda40_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59ddc50_0, 0, 1;
    %load/vec4 v0x5dc2c59dd790_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59ddb70_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5dc2c59dcbd0;
T_14 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c59dd870_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c59dd790_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59ddb70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59dda40_0, 0, 8;
    %end;
    .thread T_14, $init;
    .scope S_0x5dc2c59dcbd0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59ddc50_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5dc2c59d7620;
T_16 ;
Ewait_0 .event/or E_0x5dc2c57ea4e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5dc2c59e1120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5dc2c59e1870_0;
    %store/vec4 v0x5dc2c59e16a0_0, 0, 16;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5dc2c59d7620;
T_17 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c59e15e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x5dc2c59e0c60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e0de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e16a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e1870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59e1360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e1500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59e11e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5dc2c59e12a0_0;
    %assign/vec4 v0x5dc2c59e1360_0, 0;
    %load/vec4 v0x5dc2c59e1120_0;
    %assign/vec4 v0x5dc2c59e11e0_0, 0;
    %load/vec4 v0x5dc2c59e0ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v0x5dc2c59e1420_0;
    %assign/vec4 v0x5dc2c59e1870_0, 0;
    %load/vec4 v0x5dc2c59e1420_0;
    %assign/vec4 v0x5dc2c59e1500_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e1500_0, 0;
T_17.4 ;
    %load/vec4 v0x5dc2c59e12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x5dc2c59e0d20_0;
    %assign/vec4 v0x5dc2c59e0de0_0, 0;
    %load/vec4 v0x5dc2c59e09f0_0;
    %assign/vec4 v0x5dc2c59e0fb0_0, 0;
    %jmp T_17.6;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59e1360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e0fb0_0, 0;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5dc2c59e76e0;
T_18 ;
    %wait E_0x5dc2c59e78e0;
    %load/vec4 v0x5dc2c59e7bc0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c59e7da0_0, 0, 24;
    %load/vec4 v0x5dc2c59e7bc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c59e7da0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c59e7da0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5dc2c59e7da0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c59e7da0_0, 0, 24;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5dc2c59e7960;
T_19 ;
    %wait E_0x5dc2c59e7b60;
    %load/vec4 v0x5dc2c59e7da0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59e7fa0_0, 0, 8;
    %store/vec4 v0x5dc2c59e7cc0_0, 0, 16;
    %load/vec4 v0x5dc2c59e7cc0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c59e7cc0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59e81b0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59e80d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59e80d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59e7fa0_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5dc2c59e7cc0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c59e7cc0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59e81b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e80d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59e80d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e7fa0_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e81b0_0, 0, 1;
    %load/vec4 v0x5dc2c59e7cc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59e80d0_0, 0, 8;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5dc2c59e6ec0;
T_20 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c59e7da0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59e7cc0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e80d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e7fa0_0, 0, 8;
    %end;
    .thread T_20, $init;
    .scope S_0x5dc2c59e6ec0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e81b0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5dc2c59e2e60;
T_22 ;
    %wait E_0x5dc2c59e3060;
    %load/vec4 v0x5dc2c59e3340_0;
    %store/vec4 v0x5dc2c59e3520_0, 0, 16;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5dc2c59e30e0;
T_23 ;
    %wait E_0x5dc2c59e32e0;
    %load/vec4 v0x5dc2c59e3520_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59e36f0_0, 0, 8;
    %store/vec4 v0x5dc2c59e3440_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e3900_0, 0, 1;
    %load/vec4 v0x5dc2c59e3440_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x5dc2c59e3820_0, 0, 8;
    %load/vec4 v0x5dc2c59e3440_0;
    %store/vec4 v0x5dc2c59e3820_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5dc2c59e2820;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59e3520_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e3440_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e3820_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e36f0_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_0x5dc2c59e2820;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e3900_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5dc2c59e4010;
T_26 ;
    %wait E_0x5dc2c59e4210;
    %load/vec4 v0x5dc2c59e44f0_0;
    %store/vec4 v0x5dc2c59e46d0_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5dc2c59e4290;
T_27 ;
    %wait E_0x5dc2c59e4490;
    %load/vec4 v0x5dc2c59e46d0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59e48a0_0, 0, 8;
    %store/vec4 v0x5dc2c59e45f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e4ab0_0, 0, 1;
    %load/vec4 v0x5dc2c59e45f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x5dc2c59e49d0_0, 0, 8;
    %load/vec4 v0x5dc2c59e45f0_0;
    %store/vec4 v0x5dc2c59e49d0_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5dc2c59e3a40;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59e46d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e45f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e49d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e48a0_0, 0, 8;
    %end;
    .thread T_28, $init;
    .scope S_0x5dc2c59e3a40;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e4ab0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x5dc2c59e51f0;
T_30 ;
    %wait E_0x5dc2c59e53d0;
    %load/vec4 v0x5dc2c59e56b0_0;
    %store/vec4 v0x5dc2c59e5890_0, 0, 17;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5dc2c59e5450;
T_31 ;
    %wait E_0x5dc2c59e5650;
    %load/vec4 v0x5dc2c59e5890_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59e5a60_0, 0, 8;
    %store/vec4 v0x5dc2c59e57b0_0, 0, 9;
    %load/vec4 v0x5dc2c59e57b0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c59e57b0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59e5c70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59e5b90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59e5b90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59e5a60_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5dc2c59e57b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c59e57b0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59e5c70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e5b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59e5b90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e5a60_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e5c70_0, 0, 1;
    %load/vec4 v0x5dc2c59e57b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59e5b90_0, 0, 8;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5dc2c59e4bf0;
T_32 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c59e5890_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c59e57b0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e5b90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59e5a60_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0x5dc2c59e4bf0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59e5c70_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5dc2c59e1af0;
T_34 ;
Ewait_1 .event/or E_0x5dc2c59e1d40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5dc2c59e9160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5dc2c59e9820_0;
    %store/vec4 v0x5dc2c59e9640_0, 0, 16;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5dc2c59e1af0;
T_35 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c59e95a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0x5dc2c59e8c30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.2;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e8e00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e9640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59e9340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59e9200_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5dc2c59e92a0_0;
    %assign/vec4 v0x5dc2c59e9340_0, 0;
    %load/vec4 v0x5dc2c59e9160_0;
    %assign/vec4 v0x5dc2c59e9200_0, 0;
    %load/vec4 v0x5dc2c59e8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.3, 8;
    %load/vec4 v0x5dc2c59e93e0_0;
    %assign/vec4 v0x5dc2c59e9820_0, 0;
    %load/vec4 v0x5dc2c59e93e0_0;
    %assign/vec4 v0x5dc2c59e94c0_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e94c0_0, 0;
T_35.4 ;
    %load/vec4 v0x5dc2c59e92a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %load/vec4 v0x5dc2c59e8cf0_0;
    %assign/vec4 v0x5dc2c59e8e00_0, 0;
    %load/vec4 v0x5dc2c59e89e0_0;
    %assign/vec4 v0x5dc2c59e8ff0_0, 0;
    %jmp T_35.6;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59e9340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59e8ff0_0, 0;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5dc2c59ef6d0;
T_36 ;
    %wait E_0x5dc2c59ef8d0;
    %load/vec4 v0x5dc2c59efbb0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c59efd90_0, 0, 24;
    %load/vec4 v0x5dc2c59efbb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c59efd90_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c59efd90_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5dc2c59efd90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c59efd90_0, 0, 24;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5dc2c59ef950;
T_37 ;
    %wait E_0x5dc2c59efb50;
    %load/vec4 v0x5dc2c59efd90_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59eff90_0, 0, 8;
    %store/vec4 v0x5dc2c59efcb0_0, 0, 16;
    %load/vec4 v0x5dc2c59efcb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c59efcb0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59f01a0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59f00c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59f00c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59eff90_0, 0, 8;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5dc2c59efcb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c59efcb0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59f01a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f00c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59f00c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eff90_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f01a0_0, 0, 1;
    %load/vec4 v0x5dc2c59efcb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59f00c0_0, 0, 8;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5dc2c59eeeb0;
T_38 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c59efd90_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59efcb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f00c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eff90_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x5dc2c59eeeb0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f01a0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5dc2c59eae50;
T_40 ;
    %wait E_0x5dc2c59eb050;
    %load/vec4 v0x5dc2c59eb330_0;
    %store/vec4 v0x5dc2c59eb510_0, 0, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5dc2c59eb0d0;
T_41 ;
    %wait E_0x5dc2c59eb2d0;
    %load/vec4 v0x5dc2c59eb510_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59eb6e0_0, 0, 8;
    %store/vec4 v0x5dc2c59eb430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59eb8f0_0, 0, 1;
    %load/vec4 v0x5dc2c59eb430_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x5dc2c59eb810_0, 0, 8;
    %load/vec4 v0x5dc2c59eb430_0;
    %store/vec4 v0x5dc2c59eb810_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5dc2c59ea810;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59eb510_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eb430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eb810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eb6e0_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x5dc2c59ea810;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59eb8f0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x5dc2c59ec000;
T_44 ;
    %wait E_0x5dc2c59ec200;
    %load/vec4 v0x5dc2c59ec4e0_0;
    %store/vec4 v0x5dc2c59ec6c0_0, 0, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5dc2c59ec280;
T_45 ;
    %wait E_0x5dc2c59ec480;
    %load/vec4 v0x5dc2c59ec6c0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59ec890_0, 0, 8;
    %store/vec4 v0x5dc2c59ec5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59ecaa0_0, 0, 1;
    %load/vec4 v0x5dc2c59ec5e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x5dc2c59ec9c0_0, 0, 8;
    %load/vec4 v0x5dc2c59ec5e0_0;
    %store/vec4 v0x5dc2c59ec9c0_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5dc2c59eba30;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59ec6c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59ec5e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59ec9c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59ec890_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x5dc2c59eba30;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59ecaa0_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x5dc2c59ed1e0;
T_48 ;
    %wait E_0x5dc2c59ed3c0;
    %load/vec4 v0x5dc2c59ed6a0_0;
    %store/vec4 v0x5dc2c59ed880_0, 0, 17;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x5dc2c59ed440;
T_49 ;
    %wait E_0x5dc2c59ed640;
    %load/vec4 v0x5dc2c59ed880_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59eda50_0, 0, 8;
    %store/vec4 v0x5dc2c59ed7a0_0, 0, 9;
    %load/vec4 v0x5dc2c59ed7a0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c59ed7a0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59edc60_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59edb80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59edb80_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59eda50_0, 0, 8;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5dc2c59ed7a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c59ed7a0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59edc60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59edb80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59edb80_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eda50_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59edc60_0, 0, 1;
    %load/vec4 v0x5dc2c59ed7a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59edb80_0, 0, 8;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5dc2c59ecbe0;
T_50 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c59ed880_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c59ed7a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59edb80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59eda50_0, 0, 8;
    %end;
    .thread T_50, $init;
    .scope S_0x5dc2c59ecbe0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59edc60_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5dc2c59e9aa0;
T_52 ;
Ewait_2 .event/or E_0x5dc2c59e9d30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5dc2c59f11c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5dc2c59f1870_0;
    %store/vec4 v0x5dc2c59f16a0_0, 0, 16;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5dc2c59e9aa0;
T_53 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c59f1600_0;
    %flag_set/vec4 8;
    %jmp/1 T_53.2, 8;
    %load/vec4 v0x5dc2c59f0c90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_53.2;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f0e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f16a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f1870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59f13a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f1520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59f1260_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5dc2c59f1300_0;
    %assign/vec4 v0x5dc2c59f13a0_0, 0;
    %load/vec4 v0x5dc2c59f11c0_0;
    %assign/vec4 v0x5dc2c59f1260_0, 0;
    %load/vec4 v0x5dc2c59f0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x5dc2c59f1440_0;
    %assign/vec4 v0x5dc2c59f1870_0, 0;
    %load/vec4 v0x5dc2c59f1440_0;
    %assign/vec4 v0x5dc2c59f1520_0, 0;
    %jmp T_53.4;
T_53.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f1520_0, 0;
T_53.4 ;
    %load/vec4 v0x5dc2c59f1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.5, 8;
    %load/vec4 v0x5dc2c59f0d50_0;
    %assign/vec4 v0x5dc2c59f0e60_0, 0;
    %load/vec4 v0x5dc2c59f0a20_0;
    %assign/vec4 v0x5dc2c59f1050_0, 0;
    %jmp T_53.6;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59f13a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f1050_0, 0;
T_53.6 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5dc2c59f7740;
T_54 ;
    %wait E_0x5dc2c59f7940;
    %load/vec4 v0x5dc2c59f7c20_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c59f7e00_0, 0, 24;
    %load/vec4 v0x5dc2c59f7c20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c59f7e00_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c59f7e00_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5dc2c59f7e00_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c59f7e00_0, 0, 24;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x5dc2c59f79c0;
T_55 ;
    %wait E_0x5dc2c59f7bc0;
    %load/vec4 v0x5dc2c59f7e00_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59f8000_0, 0, 8;
    %store/vec4 v0x5dc2c59f7d20_0, 0, 16;
    %load/vec4 v0x5dc2c59f7d20_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c59f7d20_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59f8210_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59f8130_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59f8130_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59f8000_0, 0, 8;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5dc2c59f7d20_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c59f7d20_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59f8210_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f8130_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59f8130_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f8000_0, 0, 8;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f8210_0, 0, 1;
    %load/vec4 v0x5dc2c59f7d20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59f8130_0, 0, 8;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5dc2c59f6f20;
T_56 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c59f7e00_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59f7d20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f8130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f8000_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_0x5dc2c59f6f20;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f8210_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x5dc2c59f2e50;
T_58 ;
    %wait E_0x5dc2c59f3050;
    %load/vec4 v0x5dc2c59f3330_0;
    %store/vec4 v0x5dc2c59f3510_0, 0, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5dc2c59f30d0;
T_59 ;
    %wait E_0x5dc2c59f32d0;
    %load/vec4 v0x5dc2c59f3510_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59f36e0_0, 0, 8;
    %store/vec4 v0x5dc2c59f3430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f38f0_0, 0, 1;
    %load/vec4 v0x5dc2c59f3430_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x5dc2c59f3810_0, 0, 8;
    %load/vec4 v0x5dc2c59f3430_0;
    %store/vec4 v0x5dc2c59f3810_0, 0, 8;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x5dc2c59f2810;
T_60 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59f3510_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f3430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f3810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f36e0_0, 0, 8;
    %end;
    .thread T_60, $init;
    .scope S_0x5dc2c59f2810;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f38f0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x5dc2c59f4000;
T_62 ;
    %wait E_0x5dc2c59f4200;
    %load/vec4 v0x5dc2c59f44e0_0;
    %store/vec4 v0x5dc2c59f46c0_0, 0, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5dc2c59f4280;
T_63 ;
    %wait E_0x5dc2c59f4480;
    %load/vec4 v0x5dc2c59f46c0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59f4890_0, 0, 8;
    %store/vec4 v0x5dc2c59f45e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f4aa0_0, 0, 1;
    %load/vec4 v0x5dc2c59f45e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x5dc2c59f49c0_0, 0, 8;
    %load/vec4 v0x5dc2c59f45e0_0;
    %store/vec4 v0x5dc2c59f49c0_0, 0, 8;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x5dc2c59f3a30;
T_64 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59f46c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f45e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f49c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f4890_0, 0, 8;
    %end;
    .thread T_64, $init;
    .scope S_0x5dc2c59f3a30;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f4aa0_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x5dc2c59f51e0;
T_66 ;
    %wait E_0x5dc2c59f53c0;
    %load/vec4 v0x5dc2c59f56a0_0;
    %store/vec4 v0x5dc2c59f5880_0, 0, 17;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5dc2c59f5440;
T_67 ;
    %wait E_0x5dc2c59f5640;
    %load/vec4 v0x5dc2c59f5880_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59f5a50_0, 0, 8;
    %store/vec4 v0x5dc2c59f57a0_0, 0, 9;
    %load/vec4 v0x5dc2c59f57a0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c59f57a0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59f5c60_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59f5b80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59f5b80_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59f5a50_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5dc2c59f57a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c59f57a0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59f5c60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f5b80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59f5b80_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f5a50_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f5c60_0, 0, 1;
    %load/vec4 v0x5dc2c59f57a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59f5b80_0, 0, 8;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x5dc2c59f4be0;
T_68 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c59f5880_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c59f57a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f5b80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59f5a50_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_0x5dc2c59f4be0;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59f5c60_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_0x5dc2c59f1af0;
T_70 ;
Ewait_3 .event/or E_0x5dc2c59f1d70, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5dc2c59f91e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x5dc2c59f9890_0;
    %store/vec4 v0x5dc2c59f96c0_0, 0, 16;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5dc2c59f1af0;
T_71 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c59f9620_0;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x5dc2c59f8cb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f8e80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f96c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f9890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59f93c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f9540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59f9280_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5dc2c59f9320_0;
    %assign/vec4 v0x5dc2c59f93c0_0, 0;
    %load/vec4 v0x5dc2c59f91e0_0;
    %assign/vec4 v0x5dc2c59f9280_0, 0;
    %load/vec4 v0x5dc2c59f8bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.3, 8;
    %load/vec4 v0x5dc2c59f9460_0;
    %assign/vec4 v0x5dc2c59f9890_0, 0;
    %load/vec4 v0x5dc2c59f9460_0;
    %assign/vec4 v0x5dc2c59f9540_0, 0;
    %jmp T_71.4;
T_71.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f9540_0, 0;
T_71.4 ;
    %load/vec4 v0x5dc2c59f9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.5, 8;
    %load/vec4 v0x5dc2c59f8d70_0;
    %assign/vec4 v0x5dc2c59f8e80_0, 0;
    %load/vec4 v0x5dc2c59f8a40_0;
    %assign/vec4 v0x5dc2c59f9070_0, 0;
    %jmp T_71.6;
T_71.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c59f93c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c59f9070_0, 0;
T_71.6 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5dc2c59ff800;
T_72 ;
    %wait E_0x5dc2c59ffa00;
    %load/vec4 v0x5dc2c59ffce0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c59ffec0_0, 0, 24;
    %load/vec4 v0x5dc2c59ffce0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c59ffec0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c59ffec0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x5dc2c59ffec0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c59ffec0_0, 0, 24;
T_72.0 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x5dc2c59ffa80;
T_73 ;
    %wait E_0x5dc2c59ffc80;
    %load/vec4 v0x5dc2c59ffec0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a000c0_0, 0, 8;
    %store/vec4 v0x5dc2c59ffde0_0, 0, 16;
    %load/vec4 v0x5dc2c59ffde0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c59ffde0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a002d0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a001f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a001f0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a000c0_0, 0, 8;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5dc2c59ffde0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c59ffde0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a002d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a001f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a001f0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a000c0_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a002d0_0, 0, 1;
    %load/vec4 v0x5dc2c59ffde0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a001f0_0, 0, 8;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x5dc2c59fefe0;
T_74 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c59ffec0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59ffde0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a001f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a000c0_0, 0, 8;
    %end;
    .thread T_74, $init;
    .scope S_0x5dc2c59fefe0;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a002d0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x5dc2c59faf10;
T_76 ;
    %wait E_0x5dc2c59fb110;
    %load/vec4 v0x5dc2c59fb3f0_0;
    %store/vec4 v0x5dc2c59fb5d0_0, 0, 16;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5dc2c59fb190;
T_77 ;
    %wait E_0x5dc2c59fb390;
    %load/vec4 v0x5dc2c59fb5d0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59fb7a0_0, 0, 8;
    %store/vec4 v0x5dc2c59fb4f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59fb9b0_0, 0, 1;
    %load/vec4 v0x5dc2c59fb4f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x5dc2c59fb8d0_0, 0, 8;
    %load/vec4 v0x5dc2c59fb4f0_0;
    %store/vec4 v0x5dc2c59fb8d0_0, 0, 8;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5dc2c59fa8d0;
T_78 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59fb5d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fb4f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fb8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fb7a0_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_0x5dc2c59fa8d0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59fb9b0_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x5dc2c59fc0c0;
T_80 ;
    %wait E_0x5dc2c59fc2c0;
    %load/vec4 v0x5dc2c59fc5a0_0;
    %store/vec4 v0x5dc2c59fc770_0, 0, 16;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x5dc2c59fc340;
T_81 ;
    %wait E_0x5dc2c59fc540;
    %load/vec4 v0x5dc2c59fc770_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59fc940_0, 0, 8;
    %store/vec4 v0x5dc2c59fc6b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59fcb50_0, 0, 1;
    %load/vec4 v0x5dc2c59fc6b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x5dc2c59fca70_0, 0, 8;
    %load/vec4 v0x5dc2c59fc6b0_0;
    %store/vec4 v0x5dc2c59fca70_0, 0, 8;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x5dc2c59fbaf0;
T_82 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c59fc770_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fc6b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fca70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fc940_0, 0, 8;
    %end;
    .thread T_82, $init;
    .scope S_0x5dc2c59fbaf0;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59fcb50_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0x5dc2c59fd290;
T_84 ;
    %wait E_0x5dc2c59fd470;
    %load/vec4 v0x5dc2c59fd750_0;
    %store/vec4 v0x5dc2c59fd930_0, 0, 17;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x5dc2c59fd4f0;
T_85 ;
    %wait E_0x5dc2c59fd6f0;
    %load/vec4 v0x5dc2c59fd930_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c59fdb00_0, 0, 8;
    %store/vec4 v0x5dc2c59fd850_0, 0, 9;
    %load/vec4 v0x5dc2c59fd850_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c59fd850_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59fdd10_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59fdc30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59fdc30_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c59fdb00_0, 0, 8;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5dc2c59fd850_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c59fd850_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c59fdd10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fdc30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c59fdc30_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fdb00_0, 0, 8;
    %jmp T_85.3;
T_85.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59fdd10_0, 0, 1;
    %load/vec4 v0x5dc2c59fd850_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c59fdc30_0, 0, 8;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x5dc2c59fcc90;
T_86 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c59fd930_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c59fd850_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fdc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c59fdb00_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_0x5dc2c59fcc90;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c59fdd10_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0x5dc2c59f9b10;
T_88 ;
Ewait_4 .event/or E_0x5dc2c59f9d90, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5dc2c5a011f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x5dc2c5a01980_0;
    %store/vec4 v0x5dc2c5a017b0_0, 0, 16;
T_88.0 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x5dc2c59f9b10;
T_89 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a01680_0;
    %flag_set/vec4 8;
    %jmp/1 T_89.2, 8;
    %load/vec4 v0x5dc2c5a00da0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_89.2;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a00f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a017b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a01980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a01440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a015c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a01290_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x5dc2c5a01350_0;
    %assign/vec4 v0x5dc2c5a01440_0, 0;
    %load/vec4 v0x5dc2c5a011f0_0;
    %assign/vec4 v0x5dc2c5a01290_0, 0;
    %load/vec4 v0x5dc2c5a00d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.3, 8;
    %load/vec4 v0x5dc2c5a01500_0;
    %assign/vec4 v0x5dc2c5a01980_0, 0;
    %load/vec4 v0x5dc2c5a01500_0;
    %assign/vec4 v0x5dc2c5a015c0_0, 0;
    %jmp T_89.4;
T_89.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a015c0_0, 0;
T_89.4 ;
    %load/vec4 v0x5dc2c5a01350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.5, 8;
    %load/vec4 v0x5dc2c5a00e40_0;
    %assign/vec4 v0x5dc2c5a00f00_0, 0;
    %load/vec4 v0x5dc2c5a00b10_0;
    %assign/vec4 v0x5dc2c5a01080_0, 0;
    %jmp T_89.6;
T_89.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a01440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a01080_0, 0;
T_89.6 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5dc2c5a07900;
T_90 ;
    %wait E_0x5dc2c5a07b00;
    %load/vec4 v0x5dc2c5a07de0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a07fc0_0, 0, 24;
    %load/vec4 v0x5dc2c5a07de0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a07fc0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a07fc0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x5dc2c5a07fc0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a07fc0_0, 0, 24;
T_90.0 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x5dc2c5a07b80;
T_91 ;
    %wait E_0x5dc2c5a07d80;
    %load/vec4 v0x5dc2c5a07fc0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a081c0_0, 0, 8;
    %store/vec4 v0x5dc2c5a07ee0_0, 0, 16;
    %load/vec4 v0x5dc2c5a07ee0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a07ee0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a083d0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a082f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a082f0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a081c0_0, 0, 8;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x5dc2c5a07ee0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a07ee0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a083d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a082f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a082f0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a081c0_0, 0, 8;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a083d0_0, 0, 1;
    %load/vec4 v0x5dc2c5a07ee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a082f0_0, 0, 8;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x5dc2c5a070e0;
T_92 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a07fc0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a07ee0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a082f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a081c0_0, 0, 8;
    %end;
    .thread T_92, $init;
    .scope S_0x5dc2c5a070e0;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a083d0_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x5dc2c5a03010;
T_94 ;
    %wait E_0x5dc2c5a03210;
    %load/vec4 v0x5dc2c5a034f0_0;
    %store/vec4 v0x5dc2c5a036d0_0, 0, 16;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x5dc2c5a03290;
T_95 ;
    %wait E_0x5dc2c5a03490;
    %load/vec4 v0x5dc2c5a036d0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a038a0_0, 0, 8;
    %store/vec4 v0x5dc2c5a035f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a03ab0_0, 0, 1;
    %load/vec4 v0x5dc2c5a035f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x5dc2c5a039d0_0, 0, 8;
    %load/vec4 v0x5dc2c5a035f0_0;
    %store/vec4 v0x5dc2c5a039d0_0, 0, 8;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x5dc2c5a029d0;
T_96 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a036d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a035f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a039d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a038a0_0, 0, 8;
    %end;
    .thread T_96, $init;
    .scope S_0x5dc2c5a029d0;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a03ab0_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x5dc2c5a041c0;
T_98 ;
    %wait E_0x5dc2c5a043c0;
    %load/vec4 v0x5dc2c5a046a0_0;
    %store/vec4 v0x5dc2c5a04870_0, 0, 16;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x5dc2c5a04440;
T_99 ;
    %wait E_0x5dc2c5a04640;
    %load/vec4 v0x5dc2c5a04870_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a04a40_0, 0, 8;
    %store/vec4 v0x5dc2c5a047b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a04c50_0, 0, 1;
    %load/vec4 v0x5dc2c5a047b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x5dc2c5a04b70_0, 0, 8;
    %load/vec4 v0x5dc2c5a047b0_0;
    %store/vec4 v0x5dc2c5a04b70_0, 0, 8;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x5dc2c5a03bf0;
T_100 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a04870_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a047b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a04b70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a04a40_0, 0, 8;
    %end;
    .thread T_100, $init;
    .scope S_0x5dc2c5a03bf0;
T_101 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a04c50_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_0x5dc2c5a05390;
T_102 ;
    %wait E_0x5dc2c5a05570;
    %load/vec4 v0x5dc2c5a05850_0;
    %store/vec4 v0x5dc2c5a05a30_0, 0, 17;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x5dc2c5a055f0;
T_103 ;
    %wait E_0x5dc2c5a057f0;
    %load/vec4 v0x5dc2c5a05a30_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a05c00_0, 0, 8;
    %store/vec4 v0x5dc2c5a05950_0, 0, 9;
    %load/vec4 v0x5dc2c5a05950_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a05950_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a05e10_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a05d30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a05d30_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a05c00_0, 0, 8;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x5dc2c5a05950_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a05950_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a05e10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a05d30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a05d30_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a05c00_0, 0, 8;
    %jmp T_103.3;
T_103.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a05e10_0, 0, 1;
    %load/vec4 v0x5dc2c5a05950_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a05d30_0, 0, 8;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x5dc2c5a04d90;
T_104 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a05a30_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a05950_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a05d30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a05c00_0, 0, 8;
    %end;
    .thread T_104, $init;
    .scope S_0x5dc2c5a04d90;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a05e10_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x5dc2c5a01c00;
T_106 ;
Ewait_5 .event/or E_0x5dc2c5a01e60, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5dc2c5a09310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x5dc2c5a09a10_0;
    %store/vec4 v0x5dc2c5a09840_0, 0, 16;
T_106.0 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x5dc2c5a01c00;
T_107 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a097a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_107.2, 8;
    %load/vec4 v0x5dc2c5a08e50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_107.2;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a09000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a09840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a09a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a09560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a096e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a093b0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x5dc2c5a09470_0;
    %assign/vec4 v0x5dc2c5a09560_0, 0;
    %load/vec4 v0x5dc2c5a09310_0;
    %assign/vec4 v0x5dc2c5a093b0_0, 0;
    %load/vec4 v0x5dc2c5a08db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.3, 8;
    %load/vec4 v0x5dc2c5a09620_0;
    %assign/vec4 v0x5dc2c5a09a10_0, 0;
    %load/vec4 v0x5dc2c5a09620_0;
    %assign/vec4 v0x5dc2c5a096e0_0, 0;
    %jmp T_107.4;
T_107.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a096e0_0, 0;
T_107.4 ;
    %load/vec4 v0x5dc2c5a09470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.5, 8;
    %load/vec4 v0x5dc2c5a08ef0_0;
    %assign/vec4 v0x5dc2c5a09000_0, 0;
    %load/vec4 v0x5dc2c5a08c00_0;
    %assign/vec4 v0x5dc2c5a091a0_0, 0;
    %jmp T_107.6;
T_107.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a09560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a091a0_0, 0;
T_107.6 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x5dc2c5a0f980;
T_108 ;
    %wait E_0x5dc2c5a0fb80;
    %load/vec4 v0x5dc2c5a0fe60_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a10040_0, 0, 24;
    %load/vec4 v0x5dc2c5a0fe60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a10040_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a10040_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x5dc2c5a10040_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a10040_0, 0, 24;
T_108.0 ;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x5dc2c5a0fc00;
T_109 ;
    %wait E_0x5dc2c5a0fe00;
    %load/vec4 v0x5dc2c5a10040_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a10240_0, 0, 8;
    %store/vec4 v0x5dc2c5a0ff60_0, 0, 16;
    %load/vec4 v0x5dc2c5a0ff60_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a0ff60_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a10450_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a10370_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a10370_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a10240_0, 0, 8;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x5dc2c5a0ff60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a0ff60_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a10450_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a10370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a10370_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a10240_0, 0, 8;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a10450_0, 0, 1;
    %load/vec4 v0x5dc2c5a0ff60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a10370_0, 0, 8;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x5dc2c5a0f160;
T_110 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a10040_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a0ff60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a10370_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a10240_0, 0, 8;
    %end;
    .thread T_110, $init;
    .scope S_0x5dc2c5a0f160;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a10450_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x5dc2c5a0b090;
T_112 ;
    %wait E_0x5dc2c5a0b290;
    %load/vec4 v0x5dc2c5a0b570_0;
    %store/vec4 v0x5dc2c5a0b750_0, 0, 16;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x5dc2c5a0b310;
T_113 ;
    %wait E_0x5dc2c5a0b510;
    %load/vec4 v0x5dc2c5a0b750_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a0b920_0, 0, 8;
    %store/vec4 v0x5dc2c5a0b670_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a0bb30_0, 0, 1;
    %load/vec4 v0x5dc2c5a0b670_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x5dc2c5a0ba50_0, 0, 8;
    %load/vec4 v0x5dc2c5a0b670_0;
    %store/vec4 v0x5dc2c5a0ba50_0, 0, 8;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x5dc2c5a0aa50;
T_114 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a0b750_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0b670_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0ba50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0b920_0, 0, 8;
    %end;
    .thread T_114, $init;
    .scope S_0x5dc2c5a0aa50;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a0bb30_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x5dc2c5a0c240;
T_116 ;
    %wait E_0x5dc2c5a0c440;
    %load/vec4 v0x5dc2c5a0c720_0;
    %store/vec4 v0x5dc2c5a0c8f0_0, 0, 16;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x5dc2c5a0c4c0;
T_117 ;
    %wait E_0x5dc2c5a0c6c0;
    %load/vec4 v0x5dc2c5a0c8f0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a0cac0_0, 0, 8;
    %store/vec4 v0x5dc2c5a0c830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a0ccd0_0, 0, 1;
    %load/vec4 v0x5dc2c5a0c830_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x5dc2c5a0cbf0_0, 0, 8;
    %load/vec4 v0x5dc2c5a0c830_0;
    %store/vec4 v0x5dc2c5a0cbf0_0, 0, 8;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x5dc2c5a0bc70;
T_118 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a0c8f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0c830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0cbf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0cac0_0, 0, 8;
    %end;
    .thread T_118, $init;
    .scope S_0x5dc2c5a0bc70;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a0ccd0_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_0x5dc2c5a0d410;
T_120 ;
    %wait E_0x5dc2c5a0d5f0;
    %load/vec4 v0x5dc2c5a0d8d0_0;
    %store/vec4 v0x5dc2c5a0dab0_0, 0, 17;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x5dc2c5a0d670;
T_121 ;
    %wait E_0x5dc2c5a0d870;
    %load/vec4 v0x5dc2c5a0dab0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a0dc80_0, 0, 8;
    %store/vec4 v0x5dc2c5a0d9d0_0, 0, 9;
    %load/vec4 v0x5dc2c5a0d9d0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a0d9d0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a0de90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a0ddb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a0ddb0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a0dc80_0, 0, 8;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x5dc2c5a0d9d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a0d9d0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a0de90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0ddb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a0ddb0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0dc80_0, 0, 8;
    %jmp T_121.3;
T_121.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a0de90_0, 0, 1;
    %load/vec4 v0x5dc2c5a0d9d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a0ddb0_0, 0, 8;
T_121.3 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x5dc2c5a0ce10;
T_122 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a0dab0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a0d9d0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0ddb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a0dc80_0, 0, 8;
    %end;
    .thread T_122, $init;
    .scope S_0x5dc2c5a0ce10;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a0de90_0, 0, 1;
    %end;
    .thread T_123;
    .scope S_0x5dc2c5a09c90;
T_124 ;
Ewait_6 .event/or E_0x5dc2c5a09f10, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5dc2c5a11390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %load/vec4 v0x5dc2c5a11a90_0;
    %store/vec4 v0x5dc2c5a118c0_0, 0, 16;
T_124.0 ;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x5dc2c5a09c90;
T_125 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a11820_0;
    %flag_set/vec4 8;
    %jmp/1 T_125.2, 8;
    %load/vec4 v0x5dc2c5a10ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_125.2;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a11080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a118c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a11a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a115e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a11760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a11430_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x5dc2c5a114f0_0;
    %assign/vec4 v0x5dc2c5a115e0_0, 0;
    %load/vec4 v0x5dc2c5a11390_0;
    %assign/vec4 v0x5dc2c5a11430_0, 0;
    %load/vec4 v0x5dc2c5a10e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.3, 8;
    %load/vec4 v0x5dc2c5a116a0_0;
    %assign/vec4 v0x5dc2c5a11a90_0, 0;
    %load/vec4 v0x5dc2c5a116a0_0;
    %assign/vec4 v0x5dc2c5a11760_0, 0;
    %jmp T_125.4;
T_125.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a11760_0, 0;
T_125.4 ;
    %load/vec4 v0x5dc2c5a114f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.5, 8;
    %load/vec4 v0x5dc2c5a10f70_0;
    %assign/vec4 v0x5dc2c5a11080_0, 0;
    %load/vec4 v0x5dc2c5a10c80_0;
    %assign/vec4 v0x5dc2c5a11220_0, 0;
    %jmp T_125.6;
T_125.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a115e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a11220_0, 0;
T_125.6 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x5dc2c5a17a80;
T_126 ;
    %wait E_0x5dc2c5a17c80;
    %load/vec4 v0x5dc2c5a17f60_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a18140_0, 0, 24;
    %load/vec4 v0x5dc2c5a17f60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a18140_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a18140_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x5dc2c5a18140_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a18140_0, 0, 24;
T_126.0 ;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x5dc2c5a17d00;
T_127 ;
    %wait E_0x5dc2c5a17f00;
    %load/vec4 v0x5dc2c5a18140_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a18340_0, 0, 8;
    %store/vec4 v0x5dc2c5a18060_0, 0, 16;
    %load/vec4 v0x5dc2c5a18060_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a18060_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a18550_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a18470_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a18470_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a18340_0, 0, 8;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x5dc2c5a18060_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a18060_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a18550_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a18470_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a18470_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a18340_0, 0, 8;
    %jmp T_127.3;
T_127.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a18550_0, 0, 1;
    %load/vec4 v0x5dc2c5a18060_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a18470_0, 0, 8;
T_127.3 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x5dc2c5a17260;
T_128 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a18140_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a18060_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a18470_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a18340_0, 0, 8;
    %end;
    .thread T_128, $init;
    .scope S_0x5dc2c5a17260;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a18550_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x5dc2c5a13190;
T_130 ;
    %wait E_0x5dc2c5a13390;
    %load/vec4 v0x5dc2c5a13670_0;
    %store/vec4 v0x5dc2c5a13850_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x5dc2c5a13410;
T_131 ;
    %wait E_0x5dc2c5a13610;
    %load/vec4 v0x5dc2c5a13850_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a13a20_0, 0, 8;
    %store/vec4 v0x5dc2c5a13770_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a13c30_0, 0, 1;
    %load/vec4 v0x5dc2c5a13770_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x5dc2c5a13b50_0, 0, 8;
    %load/vec4 v0x5dc2c5a13770_0;
    %store/vec4 v0x5dc2c5a13b50_0, 0, 8;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x5dc2c5a12b50;
T_132 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a13850_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a13770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a13b50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a13a20_0, 0, 8;
    %end;
    .thread T_132, $init;
    .scope S_0x5dc2c5a12b50;
T_133 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a13c30_0, 0, 1;
    %end;
    .thread T_133;
    .scope S_0x5dc2c5a14340;
T_134 ;
    %wait E_0x5dc2c5a14540;
    %load/vec4 v0x5dc2c5a14820_0;
    %store/vec4 v0x5dc2c5a149f0_0, 0, 16;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x5dc2c5a145c0;
T_135 ;
    %wait E_0x5dc2c5a147c0;
    %load/vec4 v0x5dc2c5a149f0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a14bc0_0, 0, 8;
    %store/vec4 v0x5dc2c5a14930_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a14dd0_0, 0, 1;
    %load/vec4 v0x5dc2c5a14930_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x5dc2c5a14cf0_0, 0, 8;
    %load/vec4 v0x5dc2c5a14930_0;
    %store/vec4 v0x5dc2c5a14cf0_0, 0, 8;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x5dc2c5a13d70;
T_136 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a149f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a14930_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a14cf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a14bc0_0, 0, 8;
    %end;
    .thread T_136, $init;
    .scope S_0x5dc2c5a13d70;
T_137 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a14dd0_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x5dc2c5a15510;
T_138 ;
    %wait E_0x5dc2c5a156f0;
    %load/vec4 v0x5dc2c5a159d0_0;
    %store/vec4 v0x5dc2c5a15bb0_0, 0, 17;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x5dc2c5a15770;
T_139 ;
    %wait E_0x5dc2c5a15970;
    %load/vec4 v0x5dc2c5a15bb0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a15d80_0, 0, 8;
    %store/vec4 v0x5dc2c5a15ad0_0, 0, 9;
    %load/vec4 v0x5dc2c5a15ad0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a15ad0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a15f90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a15eb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a15eb0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a15d80_0, 0, 8;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x5dc2c5a15ad0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a15ad0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a15f90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a15eb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a15eb0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a15d80_0, 0, 8;
    %jmp T_139.3;
T_139.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a15f90_0, 0, 1;
    %load/vec4 v0x5dc2c5a15ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a15eb0_0, 0, 8;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x5dc2c5a14f10;
T_140 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a15bb0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a15ad0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a15eb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a15d80_0, 0, 8;
    %end;
    .thread T_140, $init;
    .scope S_0x5dc2c5a14f10;
T_141 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a15f90_0, 0, 1;
    %end;
    .thread T_141;
    .scope S_0x5dc2c5a11d90;
T_142 ;
Ewait_7 .event/or E_0x5dc2c5a12010, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5dc2c5a19490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v0x5dc2c5a19b60_0;
    %store/vec4 v0x5dc2c5a19960_0, 0, 16;
T_142.0 ;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x5dc2c5a11d90;
T_143 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a198c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_143.2, 8;
    %load/vec4 v0x5dc2c5a18fd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_143.2;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a19180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a19960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a19b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a19670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a19800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a19530_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x5dc2c5a195d0_0;
    %assign/vec4 v0x5dc2c5a19670_0, 0;
    %load/vec4 v0x5dc2c5a19490_0;
    %assign/vec4 v0x5dc2c5a19530_0, 0;
    %load/vec4 v0x5dc2c5a18f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.3, 8;
    %load/vec4 v0x5dc2c5a19710_0;
    %assign/vec4 v0x5dc2c5a19b60_0, 0;
    %load/vec4 v0x5dc2c5a19710_0;
    %assign/vec4 v0x5dc2c5a19800_0, 0;
    %jmp T_143.4;
T_143.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a19800_0, 0;
T_143.4 ;
    %load/vec4 v0x5dc2c5a195d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.5, 8;
    %load/vec4 v0x5dc2c5a19070_0;
    %assign/vec4 v0x5dc2c5a19180_0, 0;
    %load/vec4 v0x5dc2c5a18d80_0;
    %assign/vec4 v0x5dc2c5a19320_0, 0;
    %jmp T_143.6;
T_143.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a19670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a19320_0, 0;
T_143.6 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x5dc2c5a1fd00;
T_144 ;
    %wait E_0x5dc2c5a1ff00;
    %load/vec4 v0x5dc2c5a201e0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a203c0_0, 0, 24;
    %load/vec4 v0x5dc2c5a201e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a203c0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a203c0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %load/vec4 v0x5dc2c5a203c0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a203c0_0, 0, 24;
T_144.0 ;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x5dc2c5a1ff80;
T_145 ;
    %wait E_0x5dc2c5a20180;
    %load/vec4 v0x5dc2c5a203c0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a205c0_0, 0, 8;
    %store/vec4 v0x5dc2c5a202e0_0, 0, 16;
    %load/vec4 v0x5dc2c5a202e0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a202e0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a207d0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a206f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a206f0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a205c0_0, 0, 8;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x5dc2c5a202e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a202e0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a207d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a206f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a206f0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a205c0_0, 0, 8;
    %jmp T_145.3;
T_145.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a207d0_0, 0, 1;
    %load/vec4 v0x5dc2c5a202e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a206f0_0, 0, 8;
T_145.3 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x5dc2c5a1f4e0;
T_146 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a203c0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a202e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a206f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a205c0_0, 0, 8;
    %end;
    .thread T_146, $init;
    .scope S_0x5dc2c5a1f4e0;
T_147 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a207d0_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0x5dc2c5a1b410;
T_148 ;
    %wait E_0x5dc2c5a1b610;
    %load/vec4 v0x5dc2c5a1b8f0_0;
    %store/vec4 v0x5dc2c5a1bad0_0, 0, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x5dc2c5a1b690;
T_149 ;
    %wait E_0x5dc2c5a1b890;
    %load/vec4 v0x5dc2c5a1bad0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a1bca0_0, 0, 8;
    %store/vec4 v0x5dc2c5a1b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a1beb0_0, 0, 1;
    %load/vec4 v0x5dc2c5a1b9f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x5dc2c5a1bdd0_0, 0, 8;
    %load/vec4 v0x5dc2c5a1b9f0_0;
    %store/vec4 v0x5dc2c5a1bdd0_0, 0, 8;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x5dc2c5a1add0;
T_150 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a1bad0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1bdd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1bca0_0, 0, 8;
    %end;
    .thread T_150, $init;
    .scope S_0x5dc2c5a1add0;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a1beb0_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x5dc2c5a1c5c0;
T_152 ;
    %wait E_0x5dc2c5a1c7c0;
    %load/vec4 v0x5dc2c5a1caa0_0;
    %store/vec4 v0x5dc2c5a1cc70_0, 0, 16;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x5dc2c5a1c840;
T_153 ;
    %wait E_0x5dc2c5a1ca40;
    %load/vec4 v0x5dc2c5a1cc70_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a1ce40_0, 0, 8;
    %store/vec4 v0x5dc2c5a1cbb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a1d050_0, 0, 1;
    %load/vec4 v0x5dc2c5a1cbb0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x5dc2c5a1cf70_0, 0, 8;
    %load/vec4 v0x5dc2c5a1cbb0_0;
    %store/vec4 v0x5dc2c5a1cf70_0, 0, 8;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x5dc2c5a1bff0;
T_154 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a1cc70_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1cbb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1cf70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1ce40_0, 0, 8;
    %end;
    .thread T_154, $init;
    .scope S_0x5dc2c5a1bff0;
T_155 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a1d050_0, 0, 1;
    %end;
    .thread T_155;
    .scope S_0x5dc2c5a1d790;
T_156 ;
    %wait E_0x5dc2c5a1d970;
    %load/vec4 v0x5dc2c5a1dc50_0;
    %store/vec4 v0x5dc2c5a1de30_0, 0, 17;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x5dc2c5a1d9f0;
T_157 ;
    %wait E_0x5dc2c5a1dbf0;
    %load/vec4 v0x5dc2c5a1de30_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a1e000_0, 0, 8;
    %store/vec4 v0x5dc2c5a1dd50_0, 0, 9;
    %load/vec4 v0x5dc2c5a1dd50_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a1dd50_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a1e210_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a1e130_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a1e130_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a1e000_0, 0, 8;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x5dc2c5a1dd50_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a1dd50_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a1e210_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1e130_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a1e130_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1e000_0, 0, 8;
    %jmp T_157.3;
T_157.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a1e210_0, 0, 1;
    %load/vec4 v0x5dc2c5a1dd50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a1e130_0, 0, 8;
T_157.3 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x5dc2c5a1d190;
T_158 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a1de30_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a1dd50_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1e130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a1e000_0, 0, 8;
    %end;
    .thread T_158, $init;
    .scope S_0x5dc2c5a1d190;
T_159 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a1e210_0, 0, 1;
    %end;
    .thread T_159;
    .scope S_0x5dc2c5a19e60;
T_160 ;
Ewait_8 .event/or E_0x5dc2c5a1a260, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5dc2c5a217a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0x5dc2c5a21f80_0;
    %store/vec4 v0x5dc2c5a21d80_0, 0, 16;
T_160.0 ;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x5dc2c5a19e60;
T_161 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a21bd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_161.2, 8;
    %load/vec4 v0x5dc2c5a21370_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_161.2;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a21540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a21d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a21f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a21980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a21b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a21840_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x5dc2c5a218e0_0;
    %assign/vec4 v0x5dc2c5a21980_0, 0;
    %load/vec4 v0x5dc2c5a217a0_0;
    %assign/vec4 v0x5dc2c5a21840_0, 0;
    %load/vec4 v0x5dc2c5a212d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.3, 8;
    %load/vec4 v0x5dc2c5a21a20_0;
    %assign/vec4 v0x5dc2c5a21f80_0, 0;
    %load/vec4 v0x5dc2c5a21a20_0;
    %assign/vec4 v0x5dc2c5a21b10_0, 0;
    %jmp T_161.4;
T_161.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a21b10_0, 0;
T_161.4 ;
    %load/vec4 v0x5dc2c5a218e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.5, 8;
    %load/vec4 v0x5dc2c5a21480_0;
    %assign/vec4 v0x5dc2c5a21540_0, 0;
    %load/vec4 v0x5dc2c5a21120_0;
    %assign/vec4 v0x5dc2c5a216c0_0, 0;
    %jmp T_161.6;
T_161.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a21980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a216c0_0, 0;
T_161.6 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x5dc2c5a28050;
T_162 ;
    %wait E_0x5dc2c5a28250;
    %load/vec4 v0x5dc2c5a28530_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a28710_0, 0, 24;
    %load/vec4 v0x5dc2c5a28530_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a28710_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a28710_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v0x5dc2c5a28710_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a28710_0, 0, 24;
T_162.0 ;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x5dc2c5a282d0;
T_163 ;
    %wait E_0x5dc2c5a284d0;
    %load/vec4 v0x5dc2c5a28710_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a28910_0, 0, 8;
    %store/vec4 v0x5dc2c5a28630_0, 0, 16;
    %load/vec4 v0x5dc2c5a28630_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a28630_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a28b20_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a28a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a28a40_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a28910_0, 0, 8;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x5dc2c5a28630_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a28630_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a28b20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a28a40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a28a40_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a28910_0, 0, 8;
    %jmp T_163.3;
T_163.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a28b20_0, 0, 1;
    %load/vec4 v0x5dc2c5a28630_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a28a40_0, 0, 8;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x5dc2c5a27830;
T_164 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a28710_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a28630_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a28a40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a28910_0, 0, 8;
    %end;
    .thread T_164, $init;
    .scope S_0x5dc2c5a27830;
T_165 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a28b20_0, 0, 1;
    %end;
    .thread T_165;
    .scope S_0x5dc2c5a237f0;
T_166 ;
    %wait E_0x5dc2c5a239f0;
    %load/vec4 v0x5dc2c5a23cd0_0;
    %store/vec4 v0x5dc2c5a23eb0_0, 0, 16;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x5dc2c5a23a70;
T_167 ;
    %wait E_0x5dc2c5a23c70;
    %load/vec4 v0x5dc2c5a23eb0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a24080_0, 0, 8;
    %store/vec4 v0x5dc2c5a23dd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a24290_0, 0, 1;
    %load/vec4 v0x5dc2c5a23dd0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x5dc2c5a241b0_0, 0, 8;
    %load/vec4 v0x5dc2c5a23dd0_0;
    %store/vec4 v0x5dc2c5a241b0_0, 0, 8;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x5dc2c5a231b0;
T_168 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a23eb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a23dd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a241b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a24080_0, 0, 8;
    %end;
    .thread T_168, $init;
    .scope S_0x5dc2c5a231b0;
T_169 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a24290_0, 0, 1;
    %end;
    .thread T_169;
    .scope S_0x5dc2c5a249a0;
T_170 ;
    %wait E_0x5dc2c5a24ba0;
    %load/vec4 v0x5dc2c5a24e80_0;
    %store/vec4 v0x5dc2c5a25050_0, 0, 16;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x5dc2c5a24c20;
T_171 ;
    %wait E_0x5dc2c5a24e20;
    %load/vec4 v0x5dc2c5a25050_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a25220_0, 0, 8;
    %store/vec4 v0x5dc2c5a24f90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a25430_0, 0, 1;
    %load/vec4 v0x5dc2c5a24f90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x5dc2c5a25350_0, 0, 8;
    %load/vec4 v0x5dc2c5a24f90_0;
    %store/vec4 v0x5dc2c5a25350_0, 0, 8;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x5dc2c5a243d0;
T_172 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a25050_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a24f90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a25350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a25220_0, 0, 8;
    %end;
    .thread T_172, $init;
    .scope S_0x5dc2c5a243d0;
T_173 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a25430_0, 0, 1;
    %end;
    .thread T_173;
    .scope S_0x5dc2c5a25b70;
T_174 ;
    %wait E_0x5dc2c5a25d50;
    %load/vec4 v0x5dc2c5a26030_0;
    %store/vec4 v0x5dc2c5a26210_0, 0, 17;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x5dc2c5a25dd0;
T_175 ;
    %wait E_0x5dc2c5a25fd0;
    %load/vec4 v0x5dc2c5a26210_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a263e0_0, 0, 8;
    %store/vec4 v0x5dc2c5a26130_0, 0, 9;
    %load/vec4 v0x5dc2c5a26130_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a26130_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a265f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a26510_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a26510_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a263e0_0, 0, 8;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x5dc2c5a26130_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a26130_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a265f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a26510_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a26510_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a263e0_0, 0, 8;
    %jmp T_175.3;
T_175.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a265f0_0, 0, 1;
    %load/vec4 v0x5dc2c5a26130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a26510_0, 0, 8;
T_175.3 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_0x5dc2c5a25570;
T_176 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a26210_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a26130_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a26510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a263e0_0, 0, 8;
    %end;
    .thread T_176, $init;
    .scope S_0x5dc2c5a25570;
T_177 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a265f0_0, 0, 1;
    %end;
    .thread T_177;
    .scope S_0x5dc2c5a22280;
T_178 ;
Ewait_9 .event/or E_0x5dc2c5a22640, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5dc2c5a29ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %load/vec4 v0x5dc2c5a2a140_0;
    %store/vec4 v0x5dc2c5a29f70_0, 0, 16;
T_178.0 ;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x5dc2c5a22280;
T_179 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a29ed0_0;
    %flag_set/vec4 8;
    %jmp/1 T_179.2, 8;
    %load/vec4 v0x5dc2c5a295a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_179.2;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a297c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a29f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a2a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a29cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a29e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a29b70_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x5dc2c5a29c10_0;
    %assign/vec4 v0x5dc2c5a29cb0_0, 0;
    %load/vec4 v0x5dc2c5a29ad0_0;
    %assign/vec4 v0x5dc2c5a29b70_0, 0;
    %load/vec4 v0x5dc2c5a29500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.3, 8;
    %load/vec4 v0x5dc2c5a29d50_0;
    %assign/vec4 v0x5dc2c5a2a140_0, 0;
    %load/vec4 v0x5dc2c5a29d50_0;
    %assign/vec4 v0x5dc2c5a29e10_0, 0;
    %jmp T_179.4;
T_179.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a29e10_0, 0;
T_179.4 ;
    %load/vec4 v0x5dc2c5a29c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.5, 8;
    %load/vec4 v0x5dc2c5a296b0_0;
    %assign/vec4 v0x5dc2c5a297c0_0, 0;
    %load/vec4 v0x5dc2c5a29350_0;
    %assign/vec4 v0x5dc2c5a29960_0, 0;
    %jmp T_179.6;
T_179.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a29cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a29960_0, 0;
T_179.6 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x5dc2c5a302a0;
T_180 ;
    %wait E_0x5dc2c5a304a0;
    %load/vec4 v0x5dc2c5a30780_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a30960_0, 0, 24;
    %load/vec4 v0x5dc2c5a30780_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a30960_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a30960_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %load/vec4 v0x5dc2c5a30960_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a30960_0, 0, 24;
T_180.0 ;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x5dc2c5a30520;
T_181 ;
    %wait E_0x5dc2c5a30720;
    %load/vec4 v0x5dc2c5a30960_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a30b60_0, 0, 8;
    %store/vec4 v0x5dc2c5a30880_0, 0, 16;
    %load/vec4 v0x5dc2c5a30880_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a30880_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a30d70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a30c90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a30c90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a30b60_0, 0, 8;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x5dc2c5a30880_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a30880_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a30d70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a30c90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a30c90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a30b60_0, 0, 8;
    %jmp T_181.3;
T_181.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a30d70_0, 0, 1;
    %load/vec4 v0x5dc2c5a30880_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a30c90_0, 0, 8;
T_181.3 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x5dc2c5a2fa80;
T_182 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a30960_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a30880_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a30c90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a30b60_0, 0, 8;
    %end;
    .thread T_182, $init;
    .scope S_0x5dc2c5a2fa80;
T_183 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a30d70_0, 0, 1;
    %end;
    .thread T_183;
    .scope S_0x5dc2c5a2b9b0;
T_184 ;
    %wait E_0x5dc2c5a2bbb0;
    %load/vec4 v0x5dc2c5a2be90_0;
    %store/vec4 v0x5dc2c5a2c070_0, 0, 16;
    %jmp T_184;
    .thread T_184, $push;
    .scope S_0x5dc2c5a2bc30;
T_185 ;
    %wait E_0x5dc2c5a2be30;
    %load/vec4 v0x5dc2c5a2c070_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a2c240_0, 0, 8;
    %store/vec4 v0x5dc2c5a2bf90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a2c450_0, 0, 1;
    %load/vec4 v0x5dc2c5a2bf90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x5dc2c5a2c370_0, 0, 8;
    %load/vec4 v0x5dc2c5a2bf90_0;
    %store/vec4 v0x5dc2c5a2c370_0, 0, 8;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x5dc2c5a2b370;
T_186 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a2c070_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2bf90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2c370_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2c240_0, 0, 8;
    %end;
    .thread T_186, $init;
    .scope S_0x5dc2c5a2b370;
T_187 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a2c450_0, 0, 1;
    %end;
    .thread T_187;
    .scope S_0x5dc2c5a2cb60;
T_188 ;
    %wait E_0x5dc2c5a2cd60;
    %load/vec4 v0x5dc2c5a2d040_0;
    %store/vec4 v0x5dc2c5a2d210_0, 0, 16;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x5dc2c5a2cde0;
T_189 ;
    %wait E_0x5dc2c5a2cfe0;
    %load/vec4 v0x5dc2c5a2d210_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a2d3e0_0, 0, 8;
    %store/vec4 v0x5dc2c5a2d150_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a2d5f0_0, 0, 1;
    %load/vec4 v0x5dc2c5a2d150_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x5dc2c5a2d510_0, 0, 8;
    %load/vec4 v0x5dc2c5a2d150_0;
    %store/vec4 v0x5dc2c5a2d510_0, 0, 8;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_0x5dc2c5a2c590;
T_190 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a2d210_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2d150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2d510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2d3e0_0, 0, 8;
    %end;
    .thread T_190, $init;
    .scope S_0x5dc2c5a2c590;
T_191 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a2d5f0_0, 0, 1;
    %end;
    .thread T_191;
    .scope S_0x5dc2c5a2dd30;
T_192 ;
    %wait E_0x5dc2c5a2df10;
    %load/vec4 v0x5dc2c5a2e1f0_0;
    %store/vec4 v0x5dc2c5a2e3d0_0, 0, 17;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x5dc2c5a2df90;
T_193 ;
    %wait E_0x5dc2c5a2e190;
    %load/vec4 v0x5dc2c5a2e3d0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a2e5a0_0, 0, 8;
    %store/vec4 v0x5dc2c5a2e2f0_0, 0, 9;
    %load/vec4 v0x5dc2c5a2e2f0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a2e2f0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a2e7b0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a2e6d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a2e6d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a2e5a0_0, 0, 8;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x5dc2c5a2e2f0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a2e2f0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a2e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2e6d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a2e6d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2e5a0_0, 0, 8;
    %jmp T_193.3;
T_193.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a2e7b0_0, 0, 1;
    %load/vec4 v0x5dc2c5a2e2f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a2e6d0_0, 0, 8;
T_193.3 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x5dc2c5a2d730;
T_194 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a2e3d0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a2e2f0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2e6d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a2e5a0_0, 0, 8;
    %end;
    .thread T_194, $init;
    .scope S_0x5dc2c5a2d730;
T_195 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a2e7b0_0, 0, 1;
    %end;
    .thread T_195;
    .scope S_0x5dc2c5a2a440;
T_196 ;
Ewait_10 .event/or E_0x5dc2c5a2a800, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5dc2c5a31d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x5dc2c5a32390_0;
    %store/vec4 v0x5dc2c5a321c0_0, 0, 16;
T_196.0 ;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x5dc2c5a2a440;
T_197 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a32120_0;
    %flag_set/vec4 8;
    %jmp/1 T_197.2, 8;
    %load/vec4 v0x5dc2c5a317f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_197.2;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a31a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a321c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a32390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a31f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a32060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a31dc0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x5dc2c5a31e60_0;
    %assign/vec4 v0x5dc2c5a31f00_0, 0;
    %load/vec4 v0x5dc2c5a31d20_0;
    %assign/vec4 v0x5dc2c5a31dc0_0, 0;
    %load/vec4 v0x5dc2c5a31750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.3, 8;
    %load/vec4 v0x5dc2c5a31fa0_0;
    %assign/vec4 v0x5dc2c5a32390_0, 0;
    %load/vec4 v0x5dc2c5a31fa0_0;
    %assign/vec4 v0x5dc2c5a32060_0, 0;
    %jmp T_197.4;
T_197.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a32060_0, 0;
T_197.4 ;
    %load/vec4 v0x5dc2c5a31e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.5, 8;
    %load/vec4 v0x5dc2c5a31900_0;
    %assign/vec4 v0x5dc2c5a31a10_0, 0;
    %load/vec4 v0x5dc2c5a315a0_0;
    %assign/vec4 v0x5dc2c5a31bb0_0, 0;
    %jmp T_197.6;
T_197.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a31f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a31bb0_0, 0;
T_197.6 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x5dc2c5a384f0;
T_198 ;
    %wait E_0x5dc2c5a386f0;
    %load/vec4 v0x5dc2c5a389d0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a38bb0_0, 0, 24;
    %load/vec4 v0x5dc2c5a389d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a38bb0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a38bb0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0x5dc2c5a38bb0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a38bb0_0, 0, 24;
T_198.0 ;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x5dc2c5a38770;
T_199 ;
    %wait E_0x5dc2c5a38970;
    %load/vec4 v0x5dc2c5a38bb0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a38db0_0, 0, 8;
    %store/vec4 v0x5dc2c5a38ad0_0, 0, 16;
    %load/vec4 v0x5dc2c5a38ad0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a38ad0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a38fc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a38ee0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a38ee0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a38db0_0, 0, 8;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x5dc2c5a38ad0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a38ad0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a38fc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a38ee0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a38ee0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a38db0_0, 0, 8;
    %jmp T_199.3;
T_199.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a38fc0_0, 0, 1;
    %load/vec4 v0x5dc2c5a38ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a38ee0_0, 0, 8;
T_199.3 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x5dc2c5a37cd0;
T_200 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a38bb0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a38ad0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a38ee0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a38db0_0, 0, 8;
    %end;
    .thread T_200, $init;
    .scope S_0x5dc2c5a37cd0;
T_201 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a38fc0_0, 0, 1;
    %end;
    .thread T_201;
    .scope S_0x5dc2c5a33c00;
T_202 ;
    %wait E_0x5dc2c5a33e00;
    %load/vec4 v0x5dc2c5a340e0_0;
    %store/vec4 v0x5dc2c5a342c0_0, 0, 16;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x5dc2c5a33e80;
T_203 ;
    %wait E_0x5dc2c5a34080;
    %load/vec4 v0x5dc2c5a342c0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a34490_0, 0, 8;
    %store/vec4 v0x5dc2c5a341e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a346a0_0, 0, 1;
    %load/vec4 v0x5dc2c5a341e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0x5dc2c5a345c0_0, 0, 8;
    %load/vec4 v0x5dc2c5a341e0_0;
    %store/vec4 v0x5dc2c5a345c0_0, 0, 8;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x5dc2c5a335c0;
T_204 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a342c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a341e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a345c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a34490_0, 0, 8;
    %end;
    .thread T_204, $init;
    .scope S_0x5dc2c5a335c0;
T_205 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a346a0_0, 0, 1;
    %end;
    .thread T_205;
    .scope S_0x5dc2c5a34db0;
T_206 ;
    %wait E_0x5dc2c5a34fb0;
    %load/vec4 v0x5dc2c5a35290_0;
    %store/vec4 v0x5dc2c5a35460_0, 0, 16;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x5dc2c5a35030;
T_207 ;
    %wait E_0x5dc2c5a35230;
    %load/vec4 v0x5dc2c5a35460_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a35630_0, 0, 8;
    %store/vec4 v0x5dc2c5a353a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a35840_0, 0, 1;
    %load/vec4 v0x5dc2c5a353a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0x5dc2c5a35760_0, 0, 8;
    %load/vec4 v0x5dc2c5a353a0_0;
    %store/vec4 v0x5dc2c5a35760_0, 0, 8;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x5dc2c5a347e0;
T_208 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a35460_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a353a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a35760_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a35630_0, 0, 8;
    %end;
    .thread T_208, $init;
    .scope S_0x5dc2c5a347e0;
T_209 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a35840_0, 0, 1;
    %end;
    .thread T_209;
    .scope S_0x5dc2c5a35f80;
T_210 ;
    %wait E_0x5dc2c5a36160;
    %load/vec4 v0x5dc2c5a36440_0;
    %store/vec4 v0x5dc2c5a36620_0, 0, 17;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x5dc2c5a361e0;
T_211 ;
    %wait E_0x5dc2c5a363e0;
    %load/vec4 v0x5dc2c5a36620_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a367f0_0, 0, 8;
    %store/vec4 v0x5dc2c5a36540_0, 0, 9;
    %load/vec4 v0x5dc2c5a36540_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a36540_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a36a00_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a36920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a36920_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a367f0_0, 0, 8;
    %jmp T_211.1;
T_211.0 ;
    %load/vec4 v0x5dc2c5a36540_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a36540_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a36a00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a36920_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a36920_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a367f0_0, 0, 8;
    %jmp T_211.3;
T_211.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a36a00_0, 0, 1;
    %load/vec4 v0x5dc2c5a36540_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a36920_0, 0, 8;
T_211.3 ;
T_211.1 ;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x5dc2c5a35980;
T_212 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a36620_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a36540_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a36920_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a367f0_0, 0, 8;
    %end;
    .thread T_212, $init;
    .scope S_0x5dc2c5a35980;
T_213 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a36a00_0, 0, 1;
    %end;
    .thread T_213;
    .scope S_0x5dc2c5a32690;
T_214 ;
Ewait_11 .event/or E_0x5dc2c5a32a50, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5dc2c5a39f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %load/vec4 v0x5dc2c5a3a5e0_0;
    %store/vec4 v0x5dc2c5a3a410_0, 0, 16;
T_214.0 ;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x5dc2c5a32690;
T_215 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a3a370_0;
    %flag_set/vec4 8;
    %jmp/1 T_215.2, 8;
    %load/vec4 v0x5dc2c5a39a40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_215.2;
    %jmp/0xz  T_215.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a39c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a3a410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a3a5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a3a150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a3a2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a3a010_0, 0;
    %jmp T_215.1;
T_215.0 ;
    %load/vec4 v0x5dc2c5a3a0b0_0;
    %assign/vec4 v0x5dc2c5a3a150_0, 0;
    %load/vec4 v0x5dc2c5a39f70_0;
    %assign/vec4 v0x5dc2c5a3a010_0, 0;
    %load/vec4 v0x5dc2c5a399a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.3, 8;
    %load/vec4 v0x5dc2c5a3a1f0_0;
    %assign/vec4 v0x5dc2c5a3a5e0_0, 0;
    %load/vec4 v0x5dc2c5a3a1f0_0;
    %assign/vec4 v0x5dc2c5a3a2b0_0, 0;
    %jmp T_215.4;
T_215.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a3a2b0_0, 0;
T_215.4 ;
    %load/vec4 v0x5dc2c5a3a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.5, 8;
    %load/vec4 v0x5dc2c5a39b50_0;
    %assign/vec4 v0x5dc2c5a39c60_0, 0;
    %load/vec4 v0x5dc2c5a397f0_0;
    %assign/vec4 v0x5dc2c5a39e00_0, 0;
    %jmp T_215.6;
T_215.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a3a150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a39e00_0, 0;
T_215.6 ;
T_215.1 ;
    %jmp T_215;
    .thread T_215;
    .scope S_0x5dc2c5a40740;
T_216 ;
    %wait E_0x5dc2c5a40940;
    %load/vec4 v0x5dc2c5a40c20_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a40e00_0, 0, 24;
    %load/vec4 v0x5dc2c5a40c20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a40e00_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a40e00_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %load/vec4 v0x5dc2c5a40e00_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a40e00_0, 0, 24;
T_216.0 ;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x5dc2c5a409c0;
T_217 ;
    %wait E_0x5dc2c5a40bc0;
    %load/vec4 v0x5dc2c5a40e00_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a41000_0, 0, 8;
    %store/vec4 v0x5dc2c5a40d20_0, 0, 16;
    %load/vec4 v0x5dc2c5a40d20_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a40d20_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a41210_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a41130_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a41130_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a41000_0, 0, 8;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x5dc2c5a40d20_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a40d20_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a41210_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a41130_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a41130_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a41000_0, 0, 8;
    %jmp T_217.3;
T_217.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a41210_0, 0, 1;
    %load/vec4 v0x5dc2c5a40d20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a41130_0, 0, 8;
T_217.3 ;
T_217.1 ;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x5dc2c5a3ff20;
T_218 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a40e00_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a40d20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a41130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a41000_0, 0, 8;
    %end;
    .thread T_218, $init;
    .scope S_0x5dc2c5a3ff20;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a41210_0, 0, 1;
    %end;
    .thread T_219;
    .scope S_0x5dc2c5a3be50;
T_220 ;
    %wait E_0x5dc2c5a3c050;
    %load/vec4 v0x5dc2c5a3c330_0;
    %store/vec4 v0x5dc2c5a3c510_0, 0, 16;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x5dc2c5a3c0d0;
T_221 ;
    %wait E_0x5dc2c5a3c2d0;
    %load/vec4 v0x5dc2c5a3c510_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a3c6e0_0, 0, 8;
    %store/vec4 v0x5dc2c5a3c430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a3c8f0_0, 0, 1;
    %load/vec4 v0x5dc2c5a3c430_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0x5dc2c5a3c810_0, 0, 8;
    %load/vec4 v0x5dc2c5a3c430_0;
    %store/vec4 v0x5dc2c5a3c810_0, 0, 8;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x5dc2c5a3b810;
T_222 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a3c510_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3c430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3c810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3c6e0_0, 0, 8;
    %end;
    .thread T_222, $init;
    .scope S_0x5dc2c5a3b810;
T_223 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a3c8f0_0, 0, 1;
    %end;
    .thread T_223;
    .scope S_0x5dc2c5a3d000;
T_224 ;
    %wait E_0x5dc2c5a3d200;
    %load/vec4 v0x5dc2c5a3d4e0_0;
    %store/vec4 v0x5dc2c5a3d6b0_0, 0, 16;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x5dc2c5a3d280;
T_225 ;
    %wait E_0x5dc2c5a3d480;
    %load/vec4 v0x5dc2c5a3d6b0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a3d880_0, 0, 8;
    %store/vec4 v0x5dc2c5a3d5f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a3da90_0, 0, 1;
    %load/vec4 v0x5dc2c5a3d5f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0x5dc2c5a3d9b0_0, 0, 8;
    %load/vec4 v0x5dc2c5a3d5f0_0;
    %store/vec4 v0x5dc2c5a3d9b0_0, 0, 8;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x5dc2c5a3ca30;
T_226 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a3d6b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3d5f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3d9b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3d880_0, 0, 8;
    %end;
    .thread T_226, $init;
    .scope S_0x5dc2c5a3ca30;
T_227 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a3da90_0, 0, 1;
    %end;
    .thread T_227;
    .scope S_0x5dc2c5a3e1d0;
T_228 ;
    %wait E_0x5dc2c5a3e3b0;
    %load/vec4 v0x5dc2c5a3e690_0;
    %store/vec4 v0x5dc2c5a3e870_0, 0, 17;
    %jmp T_228;
    .thread T_228, $push;
    .scope S_0x5dc2c5a3e430;
T_229 ;
    %wait E_0x5dc2c5a3e630;
    %load/vec4 v0x5dc2c5a3e870_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a3ea40_0, 0, 8;
    %store/vec4 v0x5dc2c5a3e790_0, 0, 9;
    %load/vec4 v0x5dc2c5a3e790_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a3e790_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a3ec50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a3eb70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a3eb70_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a3ea40_0, 0, 8;
    %jmp T_229.1;
T_229.0 ;
    %load/vec4 v0x5dc2c5a3e790_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a3e790_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a3ec50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3eb70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a3eb70_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3ea40_0, 0, 8;
    %jmp T_229.3;
T_229.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a3ec50_0, 0, 1;
    %load/vec4 v0x5dc2c5a3e790_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a3eb70_0, 0, 8;
T_229.3 ;
T_229.1 ;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_0x5dc2c5a3dbd0;
T_230 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a3e870_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a3e790_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3eb70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a3ea40_0, 0, 8;
    %end;
    .thread T_230, $init;
    .scope S_0x5dc2c5a3dbd0;
T_231 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a3ec50_0, 0, 1;
    %end;
    .thread T_231;
    .scope S_0x5dc2c5a3a8e0;
T_232 ;
Ewait_12 .event/or E_0x5dc2c5a3aca0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5dc2c5a42110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %load/vec4 v0x5dc2c5a42810_0;
    %store/vec4 v0x5dc2c5a42610_0, 0, 16;
T_232.0 ;
    %jmp T_232;
    .thread T_232, $push;
    .scope S_0x5dc2c5a3a8e0;
T_233 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a42570_0;
    %flag_set/vec4 8;
    %jmp/1 T_233.2, 8;
    %load/vec4 v0x5dc2c5a41ca0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_233.2;
    %jmp/0xz  T_233.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a41e20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a42610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a42810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a42320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a424b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a421b0_0, 0;
    %jmp T_233.1;
T_233.0 ;
    %load/vec4 v0x5dc2c5a42250_0;
    %assign/vec4 v0x5dc2c5a42320_0, 0;
    %load/vec4 v0x5dc2c5a42110_0;
    %assign/vec4 v0x5dc2c5a421b0_0, 0;
    %load/vec4 v0x5dc2c5a41c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_233.3, 8;
    %load/vec4 v0x5dc2c5a423c0_0;
    %assign/vec4 v0x5dc2c5a42810_0, 0;
    %load/vec4 v0x5dc2c5a423c0_0;
    %assign/vec4 v0x5dc2c5a424b0_0, 0;
    %jmp T_233.4;
T_233.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a424b0_0, 0;
T_233.4 ;
    %load/vec4 v0x5dc2c5a42250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_233.5, 8;
    %load/vec4 v0x5dc2c5a41d60_0;
    %assign/vec4 v0x5dc2c5a41e20_0, 0;
    %load/vec4 v0x5dc2c5a41a50_0;
    %assign/vec4 v0x5dc2c5a41fa0_0, 0;
    %jmp T_233.6;
T_233.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a42320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a41fa0_0, 0;
T_233.6 ;
T_233.1 ;
    %jmp T_233;
    .thread T_233;
    .scope S_0x5dc2c5a48970;
T_234 ;
    %wait E_0x5dc2c5a48b70;
    %load/vec4 v0x5dc2c5a48e50_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a49030_0, 0, 24;
    %load/vec4 v0x5dc2c5a48e50_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a49030_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a49030_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %load/vec4 v0x5dc2c5a49030_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a49030_0, 0, 24;
T_234.0 ;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_0x5dc2c5a48bf0;
T_235 ;
    %wait E_0x5dc2c5a48df0;
    %load/vec4 v0x5dc2c5a49030_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a49230_0, 0, 8;
    %store/vec4 v0x5dc2c5a48f50_0, 0, 16;
    %load/vec4 v0x5dc2c5a48f50_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a48f50_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_235.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a49440_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a49360_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a49360_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a49230_0, 0, 8;
    %jmp T_235.1;
T_235.0 ;
    %load/vec4 v0x5dc2c5a48f50_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a48f50_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_235.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a49440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a49360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a49360_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a49230_0, 0, 8;
    %jmp T_235.3;
T_235.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a49440_0, 0, 1;
    %load/vec4 v0x5dc2c5a48f50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a49360_0, 0, 8;
T_235.3 ;
T_235.1 ;
    %jmp T_235;
    .thread T_235, $push;
    .scope S_0x5dc2c5a48150;
T_236 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a49030_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a48f50_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a49360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a49230_0, 0, 8;
    %end;
    .thread T_236, $init;
    .scope S_0x5dc2c5a48150;
T_237 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a49440_0, 0, 1;
    %end;
    .thread T_237;
    .scope S_0x5dc2c5a44080;
T_238 ;
    %wait E_0x5dc2c5a44280;
    %load/vec4 v0x5dc2c5a44560_0;
    %store/vec4 v0x5dc2c5a44740_0, 0, 16;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x5dc2c5a44300;
T_239 ;
    %wait E_0x5dc2c5a44500;
    %load/vec4 v0x5dc2c5a44740_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a44910_0, 0, 8;
    %store/vec4 v0x5dc2c5a44660_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a44b20_0, 0, 1;
    %load/vec4 v0x5dc2c5a44660_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0x5dc2c5a44a40_0, 0, 8;
    %load/vec4 v0x5dc2c5a44660_0;
    %store/vec4 v0x5dc2c5a44a40_0, 0, 8;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_0x5dc2c5a43a40;
T_240 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a44740_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a44660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a44a40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a44910_0, 0, 8;
    %end;
    .thread T_240, $init;
    .scope S_0x5dc2c5a43a40;
T_241 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a44b20_0, 0, 1;
    %end;
    .thread T_241;
    .scope S_0x5dc2c5a45230;
T_242 ;
    %wait E_0x5dc2c5a45430;
    %load/vec4 v0x5dc2c5a45710_0;
    %store/vec4 v0x5dc2c5a458e0_0, 0, 16;
    %jmp T_242;
    .thread T_242, $push;
    .scope S_0x5dc2c5a454b0;
T_243 ;
    %wait E_0x5dc2c5a456b0;
    %load/vec4 v0x5dc2c5a458e0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a45ab0_0, 0, 8;
    %store/vec4 v0x5dc2c5a45820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a45cc0_0, 0, 1;
    %load/vec4 v0x5dc2c5a45820_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x5dc2c5a45be0_0, 0, 8;
    %load/vec4 v0x5dc2c5a45820_0;
    %store/vec4 v0x5dc2c5a45be0_0, 0, 8;
    %jmp T_243;
    .thread T_243, $push;
    .scope S_0x5dc2c5a44c60;
T_244 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a458e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a45820_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a45be0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a45ab0_0, 0, 8;
    %end;
    .thread T_244, $init;
    .scope S_0x5dc2c5a44c60;
T_245 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a45cc0_0, 0, 1;
    %end;
    .thread T_245;
    .scope S_0x5dc2c5a46400;
T_246 ;
    %wait E_0x5dc2c5a465e0;
    %load/vec4 v0x5dc2c5a468c0_0;
    %store/vec4 v0x5dc2c5a46aa0_0, 0, 17;
    %jmp T_246;
    .thread T_246, $push;
    .scope S_0x5dc2c5a46660;
T_247 ;
    %wait E_0x5dc2c5a46860;
    %load/vec4 v0x5dc2c5a46aa0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a46c70_0, 0, 8;
    %store/vec4 v0x5dc2c5a469c0_0, 0, 9;
    %load/vec4 v0x5dc2c5a469c0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a469c0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a46e80_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a46da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a46da0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a46c70_0, 0, 8;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v0x5dc2c5a469c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a469c0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a46e80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a46da0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a46da0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a46c70_0, 0, 8;
    %jmp T_247.3;
T_247.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a46e80_0, 0, 1;
    %load/vec4 v0x5dc2c5a469c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a46da0_0, 0, 8;
T_247.3 ;
T_247.1 ;
    %jmp T_247;
    .thread T_247, $push;
    .scope S_0x5dc2c5a45e00;
T_248 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a46aa0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a469c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a46da0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a46c70_0, 0, 8;
    %end;
    .thread T_248, $init;
    .scope S_0x5dc2c5a45e00;
T_249 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a46e80_0, 0, 1;
    %end;
    .thread T_249;
    .scope S_0x5dc2c5a42b10;
T_250 ;
Ewait_13 .event/or E_0x5dc2c5a42ed0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5dc2c5a4a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %load/vec4 v0x5dc2c5a4aa40_0;
    %store/vec4 v0x5dc2c5a4a840_0, 0, 16;
T_250.0 ;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_0x5dc2c5a42b10;
T_251 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a4a7a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_251.2, 8;
    %load/vec4 v0x5dc2c5a49ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_251.2;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a4a090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a4a840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a4aa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a4a580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a4a6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a4a440_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x5dc2c5a4a4e0_0;
    %assign/vec4 v0x5dc2c5a4a580_0, 0;
    %load/vec4 v0x5dc2c5a4a3a0_0;
    %assign/vec4 v0x5dc2c5a4a440_0, 0;
    %load/vec4 v0x5dc2c5a49e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.3, 8;
    %load/vec4 v0x5dc2c5a4a620_0;
    %assign/vec4 v0x5dc2c5a4aa40_0, 0;
    %load/vec4 v0x5dc2c5a4a620_0;
    %assign/vec4 v0x5dc2c5a4a6e0_0, 0;
    %jmp T_251.4;
T_251.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a4a6e0_0, 0;
T_251.4 ;
    %load/vec4 v0x5dc2c5a4a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.5, 8;
    %load/vec4 v0x5dc2c5a49f80_0;
    %assign/vec4 v0x5dc2c5a4a090_0, 0;
    %load/vec4 v0x5dc2c5a49c70_0;
    %assign/vec4 v0x5dc2c5a4a230_0, 0;
    %jmp T_251.6;
T_251.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a4a580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a4a230_0, 0;
T_251.6 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_0x5dc2c5a50ba0;
T_252 ;
    %wait E_0x5dc2c5a50da0;
    %load/vec4 v0x5dc2c5a51080_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a51260_0, 0, 24;
    %load/vec4 v0x5dc2c5a51080_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a51260_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a51260_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.0, 8;
    %load/vec4 v0x5dc2c5a51260_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a51260_0, 0, 24;
T_252.0 ;
    %jmp T_252;
    .thread T_252, $push;
    .scope S_0x5dc2c5a50e20;
T_253 ;
    %wait E_0x5dc2c5a51020;
    %load/vec4 v0x5dc2c5a51260_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a51460_0, 0, 8;
    %store/vec4 v0x5dc2c5a51180_0, 0, 16;
    %load/vec4 v0x5dc2c5a51180_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a51180_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a51670_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a51590_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a51590_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a51460_0, 0, 8;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x5dc2c5a51180_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a51180_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a51670_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a51590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a51590_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a51460_0, 0, 8;
    %jmp T_253.3;
T_253.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a51670_0, 0, 1;
    %load/vec4 v0x5dc2c5a51180_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a51590_0, 0, 8;
T_253.3 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253, $push;
    .scope S_0x5dc2c5a50380;
T_254 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a51260_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a51180_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a51590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a51460_0, 0, 8;
    %end;
    .thread T_254, $init;
    .scope S_0x5dc2c5a50380;
T_255 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a51670_0, 0, 1;
    %end;
    .thread T_255;
    .scope S_0x5dc2c5a4c2b0;
T_256 ;
    %wait E_0x5dc2c5a4c4b0;
    %load/vec4 v0x5dc2c5a4c790_0;
    %store/vec4 v0x5dc2c5a4c970_0, 0, 16;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x5dc2c5a4c530;
T_257 ;
    %wait E_0x5dc2c5a4c730;
    %load/vec4 v0x5dc2c5a4c970_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a4cb40_0, 0, 8;
    %store/vec4 v0x5dc2c5a4c890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a4cd50_0, 0, 1;
    %load/vec4 v0x5dc2c5a4c890_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %store/vec4 v0x5dc2c5a4cc70_0, 0, 8;
    %load/vec4 v0x5dc2c5a4c890_0;
    %store/vec4 v0x5dc2c5a4cc70_0, 0, 8;
    %jmp T_257;
    .thread T_257, $push;
    .scope S_0x5dc2c5a4bc70;
T_258 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a4c970_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4c890_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4cc70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4cb40_0, 0, 8;
    %end;
    .thread T_258, $init;
    .scope S_0x5dc2c5a4bc70;
T_259 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a4cd50_0, 0, 1;
    %end;
    .thread T_259;
    .scope S_0x5dc2c5a4d460;
T_260 ;
    %wait E_0x5dc2c5a4d660;
    %load/vec4 v0x5dc2c5a4d940_0;
    %store/vec4 v0x5dc2c5a4db10_0, 0, 16;
    %jmp T_260;
    .thread T_260, $push;
    .scope S_0x5dc2c5a4d6e0;
T_261 ;
    %wait E_0x5dc2c5a4d8e0;
    %load/vec4 v0x5dc2c5a4db10_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a4dce0_0, 0, 8;
    %store/vec4 v0x5dc2c5a4da50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a4def0_0, 0, 1;
    %load/vec4 v0x5dc2c5a4da50_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %store/vec4 v0x5dc2c5a4de10_0, 0, 8;
    %load/vec4 v0x5dc2c5a4da50_0;
    %store/vec4 v0x5dc2c5a4de10_0, 0, 8;
    %jmp T_261;
    .thread T_261, $push;
    .scope S_0x5dc2c5a4ce90;
T_262 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a4db10_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4da50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4de10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4dce0_0, 0, 8;
    %end;
    .thread T_262, $init;
    .scope S_0x5dc2c5a4ce90;
T_263 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a4def0_0, 0, 1;
    %end;
    .thread T_263;
    .scope S_0x5dc2c5a4e630;
T_264 ;
    %wait E_0x5dc2c5a4e810;
    %load/vec4 v0x5dc2c5a4eaf0_0;
    %store/vec4 v0x5dc2c5a4ecd0_0, 0, 17;
    %jmp T_264;
    .thread T_264, $push;
    .scope S_0x5dc2c5a4e890;
T_265 ;
    %wait E_0x5dc2c5a4ea90;
    %load/vec4 v0x5dc2c5a4ecd0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a4eea0_0, 0, 8;
    %store/vec4 v0x5dc2c5a4ebf0_0, 0, 9;
    %load/vec4 v0x5dc2c5a4ebf0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a4ebf0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a4f0b0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a4efd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a4efd0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a4eea0_0, 0, 8;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x5dc2c5a4ebf0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a4ebf0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a4f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4efd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a4efd0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4eea0_0, 0, 8;
    %jmp T_265.3;
T_265.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a4f0b0_0, 0, 1;
    %load/vec4 v0x5dc2c5a4ebf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a4efd0_0, 0, 8;
T_265.3 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265, $push;
    .scope S_0x5dc2c5a4e030;
T_266 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a4ecd0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a4ebf0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4efd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a4eea0_0, 0, 8;
    %end;
    .thread T_266, $init;
    .scope S_0x5dc2c5a4e030;
T_267 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a4f0b0_0, 0, 1;
    %end;
    .thread T_267;
    .scope S_0x5dc2c5a4ad40;
T_268 ;
Ewait_14 .event/or E_0x5dc2c5a4b100, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x5dc2c5a525d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %load/vec4 v0x5dc2c5a52c70_0;
    %store/vec4 v0x5dc2c5a52a70_0, 0, 16;
T_268.0 ;
    %jmp T_268;
    .thread T_268, $push;
    .scope S_0x5dc2c5a4ad40;
T_269 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a529d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_269.2, 8;
    %load/vec4 v0x5dc2c5a520f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_269.2;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a522c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a52a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a52c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a527b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a52910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a52670_0, 0;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x5dc2c5a52710_0;
    %assign/vec4 v0x5dc2c5a527b0_0, 0;
    %load/vec4 v0x5dc2c5a525d0_0;
    %assign/vec4 v0x5dc2c5a52670_0, 0;
    %load/vec4 v0x5dc2c5a52050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.3, 8;
    %load/vec4 v0x5dc2c5a52850_0;
    %assign/vec4 v0x5dc2c5a52c70_0, 0;
    %load/vec4 v0x5dc2c5a52850_0;
    %assign/vec4 v0x5dc2c5a52910_0, 0;
    %jmp T_269.4;
T_269.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a52910_0, 0;
T_269.4 ;
    %load/vec4 v0x5dc2c5a52710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.5, 8;
    %load/vec4 v0x5dc2c5a521b0_0;
    %assign/vec4 v0x5dc2c5a522c0_0, 0;
    %load/vec4 v0x5dc2c5a51ea0_0;
    %assign/vec4 v0x5dc2c5a52460_0, 0;
    %jmp T_269.6;
T_269.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a527b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a52460_0, 0;
T_269.6 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x5dc2c5a58dd0;
T_270 ;
    %wait E_0x5dc2c5a58fd0;
    %load/vec4 v0x5dc2c5a592b0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x5dc2c5a59490_0, 0, 24;
    %load/vec4 v0x5dc2c5a592b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5dc2c5a59490_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x5dc2c5a59490_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %load/vec4 v0x5dc2c5a59490_0;
    %addi 1, 0, 24;
    %store/vec4 v0x5dc2c5a59490_0, 0, 24;
T_270.0 ;
    %jmp T_270;
    .thread T_270, $push;
    .scope S_0x5dc2c5a59050;
T_271 ;
    %wait E_0x5dc2c5a59250;
    %load/vec4 v0x5dc2c5a59490_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a59690_0, 0, 8;
    %store/vec4 v0x5dc2c5a593b0_0, 0, 16;
    %load/vec4 v0x5dc2c5a593b0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x5dc2c5a593b0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a598a0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a597c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a597c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a59690_0, 0, 8;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x5dc2c5a593b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5dc2c5a593b0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a598a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a597c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a597c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a59690_0, 0, 8;
    %jmp T_271.3;
T_271.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a598a0_0, 0, 1;
    %load/vec4 v0x5dc2c5a593b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a597c0_0, 0, 8;
T_271.3 ;
T_271.1 ;
    %jmp T_271;
    .thread T_271, $push;
    .scope S_0x5dc2c5a585b0;
T_272 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5dc2c5a59490_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a593b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a597c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a59690_0, 0, 8;
    %end;
    .thread T_272, $init;
    .scope S_0x5dc2c5a585b0;
T_273 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a598a0_0, 0, 1;
    %end;
    .thread T_273;
    .scope S_0x5dc2c5a544e0;
T_274 ;
    %wait E_0x5dc2c5a546e0;
    %load/vec4 v0x5dc2c5a549c0_0;
    %store/vec4 v0x5dc2c5a54ba0_0, 0, 16;
    %jmp T_274;
    .thread T_274, $push;
    .scope S_0x5dc2c5a54760;
T_275 ;
    %wait E_0x5dc2c5a54960;
    %load/vec4 v0x5dc2c5a54ba0_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a54d70_0, 0, 8;
    %store/vec4 v0x5dc2c5a54ac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a54f80_0, 0, 1;
    %load/vec4 v0x5dc2c5a54ac0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %store/vec4 v0x5dc2c5a54ea0_0, 0, 8;
    %load/vec4 v0x5dc2c5a54ac0_0;
    %store/vec4 v0x5dc2c5a54ea0_0, 0, 8;
    %jmp T_275;
    .thread T_275, $push;
    .scope S_0x5dc2c5a53ea0;
T_276 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a54ba0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a54ac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a54ea0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a54d70_0, 0, 8;
    %end;
    .thread T_276, $init;
    .scope S_0x5dc2c5a53ea0;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a54f80_0, 0, 1;
    %end;
    .thread T_277;
    .scope S_0x5dc2c5a55690;
T_278 ;
    %wait E_0x5dc2c5a55890;
    %load/vec4 v0x5dc2c5a55b70_0;
    %store/vec4 v0x5dc2c5a55d40_0, 0, 16;
    %jmp T_278;
    .thread T_278, $push;
    .scope S_0x5dc2c5a55910;
T_279 ;
    %wait E_0x5dc2c5a55b10;
    %load/vec4 v0x5dc2c5a55d40_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a55f10_0, 0, 8;
    %store/vec4 v0x5dc2c5a55c80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a56120_0, 0, 1;
    %load/vec4 v0x5dc2c5a55c80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_279.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_279.1, 8;
T_279.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_279.1, 8;
 ; End of false expr.
    %blend;
T_279.1;
    %store/vec4 v0x5dc2c5a56040_0, 0, 8;
    %load/vec4 v0x5dc2c5a55c80_0;
    %store/vec4 v0x5dc2c5a56040_0, 0, 8;
    %jmp T_279;
    .thread T_279, $push;
    .scope S_0x5dc2c5a550c0;
T_280 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dc2c5a55d40_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a55c80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a56040_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a55f10_0, 0, 8;
    %end;
    .thread T_280, $init;
    .scope S_0x5dc2c5a550c0;
T_281 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a56120_0, 0, 1;
    %end;
    .thread T_281;
    .scope S_0x5dc2c5a56860;
T_282 ;
    %wait E_0x5dc2c5a56a40;
    %load/vec4 v0x5dc2c5a56d20_0;
    %store/vec4 v0x5dc2c5a56f00_0, 0, 17;
    %jmp T_282;
    .thread T_282, $push;
    .scope S_0x5dc2c5a56ac0;
T_283 ;
    %wait E_0x5dc2c5a56cc0;
    %load/vec4 v0x5dc2c5a56f00_0;
    %split/vec4 8;
    %store/vec4 v0x5dc2c5a570d0_0, 0, 8;
    %store/vec4 v0x5dc2c5a56e20_0, 0, 9;
    %load/vec4 v0x5dc2c5a56e20_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x5dc2c5a56e20_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a572e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a57200_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a57200_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5dc2c5a570d0_0, 0, 8;
    %jmp T_283.1;
T_283.0 ;
    %load/vec4 v0x5dc2c5a56e20_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5dc2c5a56e20_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dc2c5a572e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a57200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5dc2c5a57200_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a570d0_0, 0, 8;
    %jmp T_283.3;
T_283.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a572e0_0, 0, 1;
    %load/vec4 v0x5dc2c5a56e20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5dc2c5a57200_0, 0, 8;
T_283.3 ;
T_283.1 ;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x5dc2c5a56260;
T_284 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5dc2c5a56f00_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5dc2c5a56e20_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a57200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dc2c5a570d0_0, 0, 8;
    %end;
    .thread T_284, $init;
    .scope S_0x5dc2c5a56260;
T_285 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dc2c5a572e0_0, 0, 1;
    %end;
    .thread T_285;
    .scope S_0x5dc2c5a52f70;
T_286 ;
Ewait_15 .event/or E_0x5dc2c5a53330, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x5dc2c5a5a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_286.0, 8;
    %load/vec4 v0x5dc2c5a5aea0_0;
    %store/vec4 v0x5dc2c5a5aca0_0, 0, 16;
T_286.0 ;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x5dc2c5a52f70;
T_287 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a5ac00_0;
    %flag_set/vec4 8;
    %jmp/1 T_287.2, 8;
    %load/vec4 v0x5dc2c5a5a320_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_287.2;
    %jmp/0xz  T_287.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a5a4f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a5aca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a5aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a5a9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a5ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a5a8a0_0, 0;
    %jmp T_287.1;
T_287.0 ;
    %load/vec4 v0x5dc2c5a5a940_0;
    %assign/vec4 v0x5dc2c5a5a9e0_0, 0;
    %load/vec4 v0x5dc2c5a5a800_0;
    %assign/vec4 v0x5dc2c5a5a8a0_0, 0;
    %load/vec4 v0x5dc2c5a5a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_287.3, 8;
    %load/vec4 v0x5dc2c5a5aa80_0;
    %assign/vec4 v0x5dc2c5a5aea0_0, 0;
    %load/vec4 v0x5dc2c5a5aa80_0;
    %assign/vec4 v0x5dc2c5a5ab40_0, 0;
    %jmp T_287.4;
T_287.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a5ab40_0, 0;
T_287.4 ;
    %load/vec4 v0x5dc2c5a5a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_287.5, 8;
    %load/vec4 v0x5dc2c5a5a3e0_0;
    %assign/vec4 v0x5dc2c5a5a4f0_0, 0;
    %load/vec4 v0x5dc2c5a5a0d0_0;
    %assign/vec4 v0x5dc2c5a5a690_0, 0;
    %jmp T_287.6;
T_287.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dc2c5a5a9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dc2c5a5a690_0, 0;
T_287.6 ;
T_287.1 ;
    %jmp T_287;
    .thread T_287;
    .scope S_0x5dc2c5908fa0;
T_288 ;
    %wait E_0x5dc2c57ea360;
    %load/vec4 v0x5dc2c5a5f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_288.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5dc2c5a5b470_0, 0;
    %jmp T_288.1;
T_288.0 ;
    %load/vec4 v0x5dc2c5a60a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_288.2, 8;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v0x5dc2c5a609b0_0;
    %shiftl 4;
    %subi 1, 0, 4;
    %assign/vec4 v0x5dc2c5a5b470_0, 0;
T_288.2 ;
T_288.1 ;
    %jmp T_288;
    .thread T_288;
    .scope S_0x5dc2c59d64f0;
T_289 ;
    %vpi_call/w 6 3 "$dumpfile", "waveforms/systolic.vcd" {0 0 0};
    %vpi_call/w 6 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dc2c5908fa0 {0 0 0};
    %end;
    .thread T_289;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/systolic.sv";
    "src/pe.sv";
    "src/fixedpoint.sv";
    "test/dump_systolic.sv";
