{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745256627979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 12:30:27 2025 " "Processing started: Mon Apr 21 12:30:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745256627979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745256627979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745256627979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745256628727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745256629179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745256629179 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745256629202 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745256629202 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745256630587 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745256630838 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745256630871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745256631273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745256631273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.641 " "Worst-case setup slack is -0.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -1.238 iCLK  " "   -0.641              -1.238 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256631277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 iCLK  " "    0.357               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256631362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745256631367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745256631372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.627 " "Worst-case minimum pulse width slack is 9.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.627               0.000 iCLK  " "    9.627               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256631387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256631387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.641 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.641" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256632038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.641 (VIOLATED) " "Path #1: Setup slack is -0.641 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "To Node      : N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      3.387  R        clock network delay " "     3.387      3.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.650      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.499      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[2\] " "     6.499      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.118      0.619 FF    IC  lhModule\|Mux13~0\|datac " "     7.118      0.619 FF    IC  lhModule\|Mux13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.399      0.281 FF  CELL  lhModule\|Mux13~0\|combout " "     7.399      0.281 FF  CELL  lhModule\|Mux13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.632      0.233 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac " "     7.632      0.233 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.913      0.281 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "     7.913      0.281 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.158      0.245 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|datad " "     8.158      0.245 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.308      0.150 FR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|combout " "     8.308      0.150 FR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.510      0.202 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|datad " "     8.510      0.202 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.665      0.155 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|combout " "     8.665      0.155 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.866      0.201 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datac " "     8.866      0.201 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.153      0.287 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "     9.153      0.287 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.381      0.228 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad " "     9.381      0.228 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.536      0.155 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "     9.536      0.155 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.770      0.234 RR    IC  ForwardA_ALU\|Mux29~0\|datad " "     9.770      0.234 RR    IC  ForwardA_ALU\|Mux29~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.925      0.155 RR  CELL  ForwardA_ALU\|Mux29~0\|combout " "     9.925      0.155 RR  CELL  ForwardA_ALU\|Mux29~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.128      0.203 RR    IC  ForwardA_ALU\|Mux29~1\|datad " "    10.128      0.203 RR    IC  ForwardA_ALU\|Mux29~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.267      0.139 RF  CELL  ForwardA_ALU\|Mux29~1\|combout " "    10.267      0.139 RF  CELL  ForwardA_ALU\|Mux29~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.017      0.750 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|dataa " "    11.017      0.750 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.441      0.424 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout " "    11.441      0.424 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.691      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad " "    11.691      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.816      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout " "    11.816      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.073      0.257 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac " "    12.073      0.257 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.354      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout " "    12.354      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.610      0.256 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datac " "    12.610      0.256 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.891      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout " "    12.891      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.141      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad " "    13.141      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    13.266      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.517      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad " "    13.517      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.642      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout " "    13.642      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.892      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datad " "    13.892      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.017      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout " "    14.017      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.267      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datad " "    14.267      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.392      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout " "    14.392      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.644      0.252 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad " "    14.644      0.252 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.769      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout " "    14.769      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.018      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad " "    15.018      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout " "    15.143      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.403      0.260 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datac " "    15.403      0.260 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.684      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout " "    15.684      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.933      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad " "    15.933      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.058      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout " "    16.058      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.446      0.388 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad " "    16.446      0.388 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.571      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout " "    16.571      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.809      0.238 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad " "    16.809      0.238 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.934      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout " "    16.934      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.350      0.416 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad " "    17.350      0.416 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.475      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout " "    17.475      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.725      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad " "    17.725      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.850      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout " "    17.850      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.100      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datad " "    18.100      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.225      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout " "    18.225      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.476      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad " "    18.476      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.601      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout " "    18.601      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.849      0.248 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad " "    18.849      0.248 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.974      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout " "    18.974      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.223      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datad " "    19.223      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.348      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout " "    19.348      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.599      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad " "    19.599      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.724      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout " "    19.724      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.979      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datac " "    19.979      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.260      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout " "    20.260      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.512      0.252 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datad " "    20.512      0.252 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.637      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout " "    20.637      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.888      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad " "    20.888      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.013      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout " "    21.013      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.263      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datad " "    21.263      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.388      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout " "    21.388      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.646      0.258 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datac " "    21.646      0.258 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.927      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout " "    21.927      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.184      0.257 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datac " "    22.184      0.257 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.465      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout " "    22.465      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.720      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|datac " "    22.720      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.001      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|combout " "    23.001      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.240      0.239 FF    IC  MainALU\|g_bigmux\|Mux0~0\|datad " "    23.240      0.239 FF    IC  MainALU\|g_bigmux\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.390      0.150 FR  CELL  MainALU\|g_bigmux\|Mux0~0\|combout " "    23.390      0.150 FR  CELL  MainALU\|g_bigmux\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.765      0.375 RR    IC  MainALU\|g_bigmux\|Mux0~13\|datad " "    23.765      0.375 RR    IC  MainALU\|g_bigmux\|Mux0~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.904      0.139 RF  CELL  MainALU\|g_bigmux\|Mux0~13\|combout " "    23.904      0.139 RF  CELL  MainALU\|g_bigmux\|Mux0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.904      0.000 FF    IC  EXRegALU\|\\NBit_DFF:31:dffi\|s_Q\|d " "    23.904      0.000 FF    IC  EXRegALU\|\\NBit_DFF:31:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.008      0.104 FF  CELL  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "    24.008      0.104 FF  CELL  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.337      3.337  R        clock network delay " "    23.337      3.337  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.369      0.032           clock pessimism removed " "    23.369      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.349     -0.020           clock uncertainty " "    23.349     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.367      0.018     uTsu  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "    23.367      0.018     uTsu  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.008 " "Data Arrival Time  :    24.008" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.367 " "Data Required Time :    23.367" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.641 (VIOLATED) " "Slack              :    -0.641 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632038 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256632038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632157 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256632157 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.357  " "Path #1: Hold slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      2.944  R        clock network delay " "     2.944      2.944  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q " "     3.176      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:31:dffi\|s_Q\|q " "     3.176      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:31:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.891      0.715 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a7\|portadatain\[8\] " "     3.891      0.715 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a7\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0 " "     3.963      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      3.416  R        clock network delay " "     3.416      3.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384     -0.032           clock pessimism removed " "     3.384     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.000           clock uncertainty " "     3.384      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.606      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0 " "     3.606      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.963 " "Data Arrival Time  :     3.963" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.606 " "Data Required Time :     3.606" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256632158 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256632158 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745256632160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745256632207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745256633757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.997 " "Worst-case setup slack is 0.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997               0.000 iCLK  " "    0.997               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256634822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 iCLK  " "    0.353               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256634905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745256634909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745256634913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 iCLK  " "    9.647               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256634930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256634930 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.997 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.997" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256635572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.997  " "Path #1: Setup slack is 0.997 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "To Node      : N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.062      3.062  R        clock network delay " "     3.062      3.062  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.298      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.883      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[2\] " "     5.883      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.485      0.602 RR    IC  lhModule\|Mux13~0\|datac " "     6.485      0.602 RR    IC  lhModule\|Mux13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.750      0.265 RR  CELL  lhModule\|Mux13~0\|combout " "     6.750      0.265 RR  CELL  lhModule\|Mux13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.935      0.185 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac " "     6.935      0.185 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.200      0.265 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "     7.200      0.265 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.399      0.199 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|datad " "     7.399      0.199 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.543      0.144 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|combout " "     7.543      0.144 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.729      0.186 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|datad " "     7.729      0.186 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.873      0.144 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|combout " "     7.873      0.144 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.057      0.184 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datac " "     8.057      0.184 RR    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.322      0.265 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "     8.322      0.265 RR  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.532      0.210 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad " "     8.532      0.210 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.676      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "     8.676      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.892      0.216 RR    IC  ForwardA_ALU\|Mux29~0\|datad " "     8.892      0.216 RR    IC  ForwardA_ALU\|Mux29~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.036      0.144 RR  CELL  ForwardA_ALU\|Mux29~0\|combout " "     9.036      0.144 RR  CELL  ForwardA_ALU\|Mux29~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.223      0.187 RR    IC  ForwardA_ALU\|Mux29~1\|datad " "     9.223      0.187 RR    IC  ForwardA_ALU\|Mux29~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.367      0.144 RR  CELL  ForwardA_ALU\|Mux29~1\|combout " "     9.367      0.144 RR  CELL  ForwardA_ALU\|Mux29~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.073      0.706 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|dataa " "    10.073      0.706 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.440      0.367 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout " "    10.440      0.367 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.649      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad " "    10.649      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.793      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout " "    10.793      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.000      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac " "    11.000      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.265      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout " "    11.265      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.472      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datac " "    11.472      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.737      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout " "    11.737      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.946      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad " "    11.946      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.090      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    12.090      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.300      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad " "    12.300      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.444      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout " "    12.444      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.653      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datad " "    12.653      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.797      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout " "    12.797      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.006      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datad " "    13.006      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.150      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout " "    13.150      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.361      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad " "    13.361      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.505      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout " "    13.505      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.713      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad " "    13.713      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.857      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout " "    13.857      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.067      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datac " "    14.067      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.332      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout " "    14.332      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.541      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad " "    14.541      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.685      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout " "    14.685      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.053      0.368 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad " "    15.053      0.368 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.197      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout " "    15.197      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.392      0.195 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad " "    15.392      0.195 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.536      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout " "    15.536      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.927      0.391 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad " "    15.927      0.391 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.071      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout " "    16.071      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.281      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad " "    16.281      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.425      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout " "    16.425      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.634      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datad " "    16.634      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.778      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout " "    16.778      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.989      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad " "    16.989      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.133      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout " "    17.133      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.341      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad " "    17.341      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.485      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout " "    17.485      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.694      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datad " "    17.694      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.838      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout " "    17.838      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.048      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad " "    18.048      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.192      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout " "    18.192      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.398      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datac " "    18.398      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.663      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout " "    18.663      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.874      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datad " "    18.874      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.018      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout " "    19.018      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.228      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad " "    19.228      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.372      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout " "    19.372      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.581      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datad " "    19.581      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.725      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout " "    19.725      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.933      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datac " "    19.933      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.198      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout " "    20.198      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.405      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datac " "    20.405      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.670      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout " "    20.670      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.876      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|datac " "    20.876      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.141      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|combout " "    21.141      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.336      0.195 RR    IC  MainALU\|g_bigmux\|Mux0~0\|datad " "    21.336      0.195 RR    IC  MainALU\|g_bigmux\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.480      0.144 RR  CELL  MainALU\|g_bigmux\|Mux0~0\|combout " "    21.480      0.144 RR  CELL  MainALU\|g_bigmux\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.836      0.356 RR    IC  MainALU\|g_bigmux\|Mux0~13\|datad " "    21.836      0.356 RR    IC  MainALU\|g_bigmux\|Mux0~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.980      0.144 RR  CELL  MainALU\|g_bigmux\|Mux0~13\|combout " "    21.980      0.144 RR  CELL  MainALU\|g_bigmux\|Mux0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.980      0.000 RR    IC  EXRegALU\|\\NBit_DFF:31:dffi\|s_Q\|d " "    21.980      0.000 RR    IC  EXRegALU\|\\NBit_DFF:31:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.060      0.080 RR  CELL  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "    22.060      0.080 RR  CELL  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.030      3.030  R        clock network delay " "    23.030      3.030  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.058      0.028           clock pessimism removed " "    23.058      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.038     -0.020           clock uncertainty " "    23.038     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.057      0.019     uTsu  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "    23.057      0.019     uTsu  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.060 " "Data Arrival Time  :    22.060" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.057 " "Data Required Time :    23.057" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.997  " "Slack              :     0.997 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256635572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635662 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256635662 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "From Node    : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.720      2.720  R        clock network delay " "     2.720      2.720  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.213     uTco  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "     2.933      0.213     uTco  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q " "     2.933      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datac " "     2.933      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.252      0.319 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout " "     3.252      0.319 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:7:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.252      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|d " "     3.252      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:7:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.065 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "     3.317      0.065 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793     -0.028           clock pessimism removed " "     2.793     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.000           clock uncertainty " "     2.793      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.171      uTh  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q " "     2.964      0.171      uTh  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:7:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.317 " "Data Arrival Time  :     3.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.964 " "Data Required Time :     2.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256635663 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256635663 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745256635665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.161 " "Worst-case setup slack is 10.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.161               0.000 iCLK  " "   10.161               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256636280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 iCLK  " "    0.149               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256636363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745256636368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745256636372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745256636389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745256636389 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.161 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.161" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637029 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256637029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.161  " "Path #1: Setup slack is 10.161 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "To Node      : N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.779      1.779  R        clock network delay " "     1.779      1.779  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.907      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     1.907      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[2\] " "     3.041      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.371      0.330 FF    IC  lhModule\|Mux13~0\|datac " "     3.371      0.330 FF    IC  lhModule\|Mux13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.133 FF  CELL  lhModule\|Mux13~0\|combout " "     3.504      0.133 FF  CELL  lhModule\|Mux13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.111 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac " "     3.615      0.111 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.748      0.133 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "     3.748      0.133 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.867      0.119 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|datad " "     3.867      0.119 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.930      0.063 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|combout " "     3.930      0.063 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.036      0.106 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|datad " "     4.036      0.106 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      0.063 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|combout " "     4.099      0.063 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.209      0.110 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datac " "     4.209      0.110 FF    IC  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.342      0.133 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "     4.342      0.133 FF  CELL  dataMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      0.121 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad " "     4.463      0.121 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.526      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout " "     4.526      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:2:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.650      0.124 FF    IC  ForwardA_ALU\|Mux29~0\|datad " "     4.650      0.124 FF    IC  ForwardA_ALU\|Mux29~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.713      0.063 FF  CELL  ForwardA_ALU\|Mux29~0\|combout " "     4.713      0.063 FF  CELL  ForwardA_ALU\|Mux29~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.820      0.107 FF    IC  ForwardA_ALU\|Mux29~1\|datad " "     4.820      0.107 FF    IC  ForwardA_ALU\|Mux29~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.883      0.063 FF  CELL  ForwardA_ALU\|Mux29~1\|combout " "     4.883      0.063 FF  CELL  ForwardA_ALU\|Mux29~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      0.402 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|dataa " "     5.285      0.402 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.489      0.204 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout " "     5.489      0.204 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.608      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad " "     5.608      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.671      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout " "     5.671      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.795      0.124 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac " "     5.795      0.124 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.928      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout " "     5.928      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.051      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datac " "     6.051      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.184      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout " "     6.184      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.303      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad " "     6.303      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.366      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "     6.366      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.488      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad " "     6.488      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.551      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout " "     6.551      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.670      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datad " "     6.670      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.733      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout " "     6.733      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.852      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datad " "     6.852      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout " "     6.915      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.036      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad " "     7.036      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.099      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout " "     7.099      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad " "     7.218      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.281      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout " "     7.281      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.408      0.127 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datac " "     7.408      0.127 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.541      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout " "     7.541      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.662      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad " "     7.662      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.725      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout " "     7.725      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.920      0.195 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad " "     7.920      0.195 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.983      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout " "     7.983      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.096      0.113 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad " "     8.096      0.113 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.159      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout " "     8.159      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.367      0.208 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad " "     8.367      0.208 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.430      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout " "     8.430      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.550      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad " "     8.550      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.613      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout " "     8.613      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.732      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datad " "     8.732      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.795      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout " "     8.795      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.916      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad " "     8.916      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.979      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout " "     8.979      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.098      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad " "     9.098      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.161      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout " "     9.161      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.280      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datad " "     9.280      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.343      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout " "     9.343      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.464      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad " "     9.464      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.527      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout " "     9.527      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.649      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datac " "     9.649      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.782      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout " "     9.782      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.904      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datad " "     9.904      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.967      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout " "     9.967      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.088      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad " "    10.088      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.151      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout " "    10.151      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.270      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datad " "    10.270      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.333      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout " "    10.333      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.458      0.125 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datac " "    10.458      0.125 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.591      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout " "    10.591      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.715      0.124 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datac " "    10.715      0.124 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.848      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout " "    10.848      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.970      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|datac " "    10.970      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.103      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|combout " "    11.103      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:29:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.218      0.115 FF    IC  MainALU\|g_bigmux\|Mux0~0\|datad " "    11.218      0.115 FF    IC  MainALU\|g_bigmux\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.281      0.063 FF  CELL  MainALU\|g_bigmux\|Mux0~0\|combout " "    11.281      0.063 FF  CELL  MainALU\|g_bigmux\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.466      0.185 FF    IC  MainALU\|g_bigmux\|Mux0~13\|datad " "    11.466      0.185 FF    IC  MainALU\|g_bigmux\|Mux0~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.529      0.063 FF  CELL  MainALU\|g_bigmux\|Mux0~13\|combout " "    11.529      0.063 FF  CELL  MainALU\|g_bigmux\|Mux0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.529      0.000 FF    IC  EXRegALU\|\\NBit_DFF:31:dffi\|s_Q\|d " "    11.529      0.000 FF    IC  EXRegALU\|\\NBit_DFF:31:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.579      0.050 FF  CELL  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "    11.579      0.050 FF  CELL  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.733      1.733  R        clock network delay " "    21.733      1.733  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.753      0.020           clock pessimism removed " "    21.753      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.733     -0.020           clock uncertainty " "    21.733     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.740      0.007     uTsu  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q " "    21.740      0.007     uTsu  N_Reg:EXRegALU\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.579 " "Data Arrival Time  :    11.579" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.740 " "Data Required Time :    21.740" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.161  " "Slack              :    10.161 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637030 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256637030 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.149 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637149 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256637149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.149  " "Path #1: Hold slack is 0.149 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.559      1.559  R        clock network delay " "     1.559      1.559  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q " "     1.664      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:31:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:31:dffi\|s_Q\|q " "     1.664      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:31:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.336 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a7\|portadatain\[8\] " "     2.000      0.336 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a7\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.036      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0 " "     2.036      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      1.803  R        clock network delay " "     1.803      1.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.783     -0.020           clock pessimism removed " "     1.783     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.783      0.000           clock uncertainty " "     1.783      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0 " "     1.887      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.036 " "Data Arrival Time  :     2.036" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.887 " "Data Required Time :     1.887" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.149  " "Slack              :     0.149 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745256637150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745256637150 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745256638479 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745256639540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1384 " "Peak virtual memory: 1384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745256639710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 12:30:39 2025 " "Processing ended: Mon Apr 21 12:30:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745256639710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745256639710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745256639710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745256639710 ""}
