{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575014283542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575014283542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:58:03 2019 " "Processing started: Fri Nov 29 16:58:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575014283542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575014283542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU_8051 -c MCU_8051 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU_8051 -c MCU_8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575014283542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575014284015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/mcu/mdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/mdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdecoder-rtl " "Found design unit 1: mdecoder-rtl" {  } { { "../mcu/mdecoder.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mdecoder.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdecoder " "Found entity 1: mdecoder" {  } { { "../mcu/mdecoder.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mdecoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/mcu/mcu_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/mcu_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcu_core-rtl " "Found design unit 1: mcu_core-rtl" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284447 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcu_core " "Found entity 1: mcu_core" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/mcu/m8051wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/m8051wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m8051wrap-rtl " "Found design unit 1: m8051wrap-rtl" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284447 ""} { "Info" "ISGN_ENTITY_NAME" "1 m8051wrap " "Found entity 1: m8051wrap" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m8051.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m8051.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m8051-m8051_rtl " "Found design unit 1: m8051-m8051_rtl" {  } { { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284453 ""} { "Info" "ISGN_ENTITY_NAME" "1 m8051 " "Found entity 1: m8051" {  } { { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s041bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s041bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s041bo_e-m3s041bo_rtl " "Found design unit 1: m3s041bo_e-m3s041bo_rtl" {  } { { "../m8051/m3s041bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s041bo.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284457 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s041bo_e " "Found entity 1: m3s041bo_e" {  } { { "../m8051/m3s041bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s041bo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s040bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s040bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s040bo_e-m3s040bo_rtl " "Found design unit 1: m3s040bo_e-m3s040bo_rtl" {  } { { "../m8051/m3s040bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s040bo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284457 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s040bo_e " "Found entity 1: m3s040bo_e" {  } { { "../m8051/m3s040bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s040bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s039bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s039bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s039bo_e-m3s039bo_rtl " "Found design unit 1: m3s039bo_e-m3s039bo_rtl" {  } { { "../m8051/m3s039bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s039bo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284463 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s039bo_e " "Found entity 1: m3s039bo_e" {  } { { "../m8051/m3s039bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s039bo.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s035bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s035bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s035bo_e-m3s035bo_rtl " "Found design unit 1: m3s035bo_e-m3s035bo_rtl" {  } { { "../m8051/m3s035bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s035bo.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284463 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s035bo_e " "Found entity 1: m3s035bo_e" {  } { { "../m8051/m3s035bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s035bo.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s034bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s034bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s034bo_e-m3s034bo_rtl " "Found design unit 1: m3s034bo_e-m3s034bo_rtl" {  } { { "../m8051/m3s034bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s034bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284467 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s034bo_e " "Found entity 1: m3s034bo_e" {  } { { "../m8051/m3s034bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s034bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s033bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s033bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s033bo_e-m3s033bo_rtl " "Found design unit 1: m3s033bo_e-m3s033bo_rtl" {  } { { "../m8051/m3s033bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s033bo.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284467 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s033bo_e " "Found entity 1: m3s033bo_e" {  } { { "../m8051/m3s033bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s033bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s032bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s032bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s032bo_e-m3s032bo_rtl " "Found design unit 1: m3s032bo_e-m3s032bo_rtl" {  } { { "../m8051/m3s032bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s032bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284473 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s032bo_e " "Found entity 1: m3s032bo_e" {  } { { "../m8051/m3s032bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s032bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s031bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s031bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s031bo_e-m3s031bo_rtl " "Found design unit 1: m3s031bo_e-m3s031bo_rtl" {  } { { "../m8051/m3s031bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s031bo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s031bo_e " "Found entity 1: m3s031bo_e" {  } { { "../m8051/m3s031bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s031bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s030bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s030bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s030bo_e-m3s030bo_rtl " "Found design unit 1: m3s030bo_e-m3s030bo_rtl" {  } { { "../m8051/m3s030bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s030bo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s030bo_e " "Found entity 1: m3s030bo_e" {  } { { "../m8051/m3s030bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s030bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s029bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s029bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s029bo_e-m3s029bo_rtl " "Found design unit 1: m3s029bo_e-m3s029bo_rtl" {  } { { "../m8051/m3s029bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s029bo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s029bo_e " "Found entity 1: m3s029bo_e" {  } { { "../m8051/m3s029bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s029bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s028bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s028bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s028bo_e-m3s028bo_rtl " "Found design unit 1: m3s028bo_e-m3s028bo_rtl" {  } { { "../m8051/m3s028bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284487 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s028bo_e " "Found entity 1: m3s028bo_e" {  } { { "../m8051/m3s028bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s027bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s027bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s027bo_e-m3s027bo_rtl " "Found design unit 1: m3s027bo_e-m3s027bo_rtl" {  } { { "../m8051/m3s027bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s027bo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284487 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s027bo_e " "Found entity 1: m3s027bo_e" {  } { { "../m8051/m3s027bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s027bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s025bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s025bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s025bo_e-m3s025bo_rtl " "Found design unit 1: m3s025bo_e-m3s025bo_rtl" {  } { { "../m8051/m3s025bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s025bo.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284492 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s025bo_e " "Found entity 1: m3s025bo_e" {  } { { "../m8051/m3s025bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s025bo.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s024bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s024bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s024bo_e-m3s024bo_rtl " "Found design unit 1: m3s024bo_e-m3s024bo_rtl" {  } { { "../m8051/m3s024bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s024bo.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284492 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s024bo_e " "Found entity 1: m3s024bo_e" {  } { { "../m8051/m3s024bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s024bo.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s023bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s023bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s023bo_e-m3s023bo_rtl " "Found design unit 1: m3s023bo_e-m3s023bo_rtl" {  } { { "../m8051/m3s023bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s023bo.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s023bo_e " "Found entity 1: m3s023bo_e" {  } { { "../m8051/m3s023bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s023bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s022bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s022bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s022bo_e-m3s022bo_rtl " "Found design unit 1: m3s022bo_e-m3s022bo_rtl" {  } { { "../m8051/m3s022bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s022bo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s022bo_e " "Found entity 1: m3s022bo_e" {  } { { "../m8051/m3s022bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s022bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s020bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s020bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s020bo_e-m3s020bo_rtl " "Found design unit 1: m3s020bo_e-m3s020bo_rtl" {  } { { "../m8051/m3s020bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s020bo_e " "Found entity 1: m3s020bo_e" {  } { { "../m8051/m3s020bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s019bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s019bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s019bo_e-m3s019bo_rtl " "Found design unit 1: m3s019bo_e-m3s019bo_rtl" {  } { { "../m8051/m3s019bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s019bo.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s019bo_e " "Found entity 1: m3s019bo_e" {  } { { "../m8051/m3s019bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s019bo.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s018bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s018bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s018bo_e-m3s018bo_rtl " "Found design unit 1: m3s018bo_e-m3s018bo_rtl" {  } { { "../m8051/m3s018bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s018bo_e " "Found entity 1: m3s018bo_e" {  } { { "../m8051/m3s018bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s016bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s016bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s016bo_e-m3s016bo_rtl " "Found design unit 1: m3s016bo_e-m3s016bo_rtl" {  } { { "../m8051/m3s016bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s016bo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s016bo_e " "Found entity 1: m3s016bo_e" {  } { { "../m8051/m3s016bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s016bo.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s015bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s015bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s015bo_e-m3s015bo_rtl " "Found design unit 1: m3s015bo_e-m3s015bo_rtl" {  } { { "../m8051/m3s015bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s015bo_e " "Found entity 1: m3s015bo_e" {  } { { "../m8051/m3s015bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s014bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s014bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s014bo_e-m3s014bo_rtl " "Found design unit 1: m3s014bo_e-m3s014bo_rtl" {  } { { "../m8051/m3s014bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s014bo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s014bo_e " "Found entity 1: m3s014bo_e" {  } { { "../m8051/m3s014bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s014bo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s013bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s013bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s013bo_e-m3s013bo_rtl " "Found design unit 1: m3s013bo_e-m3s013bo_rtl" {  } { { "../m8051/m3s013bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s013bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s013bo_e " "Found entity 1: m3s013bo_e" {  } { { "../m8051/m3s013bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s013bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s011bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s011bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s011bo_e-m3s011bo_rtl " "Found design unit 1: m3s011bo_e-m3s011bo_rtl" {  } { { "../m8051/m3s011bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s011bo_e " "Found entity 1: m3s011bo_e" {  } { { "../m8051/m3s011bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s010bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s010bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s010bo_e-m3s010bo_rtl " "Found design unit 1: m3s010bo_e-m3s010bo_rtl" {  } { { "../m8051/m3s010bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s010bo_e " "Found entity 1: m3s010bo_e" {  } { { "../m8051/m3s010bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s009bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s009bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s009bo_e-m3s009bo_rtl " "Found design unit 1: m3s009bo_e-m3s009bo_rtl" {  } { { "../m8051/m3s009bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s009bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s009bo_e " "Found entity 1: m3s009bo_e" {  } { { "../m8051/m3s009bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s009bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s008bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s008bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s008bo_e-m3s008bo_rtl " "Found design unit 1: m3s008bo_e-m3s008bo_rtl" {  } { { "../m8051/m3s008bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s008bo_e " "Found entity 1: m3s008bo_e" {  } { { "../m8051/m3s008bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s007bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s007bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s007bo_e-m3s007bo_rtl " "Found design unit 1: m3s007bo_e-m3s007bo_rtl" {  } { { "../m8051/m3s007bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s007bo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s007bo_e " "Found entity 1: m3s007bo_e" {  } { { "../m8051/m3s007bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s007bo.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s006bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s006bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s006bo_e-m3s006bo_rtl " "Found design unit 1: m3s006bo_e-m3s006bo_rtl" {  } { { "../m8051/m3s006bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s006bo.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s006bo_e " "Found entity 1: m3s006bo_e" {  } { { "../m8051/m3s006bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s006bo.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s005bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s005bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s005bo_e-m3s005bo_rtl " "Found design unit 1: m3s005bo_e-m3s005bo_rtl" {  } { { "../m8051/m3s005bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s005bo.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s005bo_e " "Found entity 1: m3s005bo_e" {  } { { "../m8051/m3s005bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s005bo.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s004bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s004bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s004bo_e-m3s004bo_rtl " "Found design unit 1: m3s004bo_e-m3s004bo_rtl" {  } { { "../m8051/m3s004bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s004bo_e " "Found entity 1: m3s004bo_e" {  } { { "../m8051/m3s004bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s003bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s003bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s003bo_e-m3s003bo_rtl " "Found design unit 1: m3s003bo_e-m3s003bo_rtl" {  } { { "../m8051/m3s003bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284547 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s003bo_e " "Found entity 1: m3s003bo_e" {  } { { "../m8051/m3s003bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s002bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s002bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s002bo_e-m3s002bo_rtl " "Found design unit 1: m3s002bo_e-m3s002bo_rtl" {  } { { "../m8051/m3s002bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s002bo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284547 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s002bo_e " "Found entity 1: m3s002bo_e" {  } { { "../m8051/m3s002bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s002bo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s001bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s001bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s001bo_e-m3s001bo_rtl " "Found design unit 1: m3s001bo_e-m3s001bo_rtl" {  } { { "../m8051/m3s001bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s001bo_e " "Found entity 1: m3s001bo_e" {  } { { "../m8051/m3s001bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/ram256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/ram256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM256x8 " "Found entity 1: RAM256x8" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/r0m8192x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/r0m8192x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r0m8192x8-SYN " "Found design unit 1: r0m8192x8-SYN" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0M8192x8 " "Found entity 1: R0M8192x8" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284567 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/mcu_8051.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/mcu_8051.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_8051 " "Found entity 1: MCU_8051" {  } { { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014284567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014284567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_8051 " "Elaborating entity \"MCU_8051\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575014284652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_core mcu_core:inst " "Elaborating entity \"mcu_core\" for hierarchy \"mcu_core:inst\"" {  } { { "../MEGAWIZRD/MCU_8051.bdf" "inst" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 264 408 584 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ipm_nmoe mcu_core.vhd(126) " "Verilog HDL or VHDL warning at mcu_core.vhd(126): object \"ipm_nmoe\" assigned a value but never read" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284657 "|MCU_8051|mcu_core:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idm_nfoe mcu_core.vhd(130) " "Verilog HDL or VHDL warning at mcu_core.vhd(130): object \"idm_nfoe\" assigned a value but never read" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284657 "|MCU_8051|mcu_core:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m8051wrap mcu_core:inst\|m8051wrap:U0 " "Elaborating entity \"m8051wrap\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\"" {  } { { "../mcu/mcu_core.vhd" "U0" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NMWE m8051wrap.vhd(98) " "Verilog HDL or VHDL warning at m8051wrap.vhd(98): object \"NMWE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DLM m8051wrap.vhd(99) " "Verilog HDL or VHDL warning at m8051wrap.vhd(99): object \"DLM\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NPSEN m8051wrap.vhd(101) " "Verilog HDL or VHDL warning at m8051wrap.vhd(101): object \"NPSEN\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NALEN m8051wrap.vhd(102) " "Verilog HDL or VHDL warning at m8051wrap.vhd(102): object \"NALEN\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NSFRWE m8051wrap.vhd(105) " "Verilog HDL or VHDL warning at m8051wrap.vhd(105): object \"NSFRWE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NSFROE m8051wrap.vhd(106) " "Verilog HDL or VHDL warning at m8051wrap.vhd(106): object \"NSFROE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XOFF m8051wrap.vhd(108) " "Verilog HDL or VHDL warning at m8051wrap.vhd(108): object \"XOFF\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OB m8051wrap.vhd(110) " "Verilog HDL or VHDL warning at m8051wrap.vhd(110): object \"OB\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AE m8051wrap.vhd(113) " "Verilog HDL or VHDL warning at m8051wrap.vhd(113): object \"AE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BE m8051wrap.vhd(114) " "Verilog HDL or VHDL warning at m8051wrap.vhd(114): object \"BE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CE m8051wrap.vhd(115) " "Verilog HDL or VHDL warning at m8051wrap.vhd(115): object \"CE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE m8051wrap.vhd(116) " "Verilog HDL or VHDL warning at m8051wrap.vhd(116): object \"DE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BI m8051wrap.vhd(128) " "VHDL Signal Declaration warning at m8051wrap.vhd(128): used implicit default value for signal \"BI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575014284687 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m8051 mcu_core:inst\|m8051wrap:U0\|m8051:U0 " "Elaborating entity \"m8051\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\"" {  } { { "../mcu/m8051wrap.vhd" "U0" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s001bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s001bo_e:U1 " "Elaborating entity \"m3s001bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s001bo_e:U1\"" {  } { { "../m8051/m8051.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s003bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2 " "Elaborating entity \"m3s003bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\"" {  } { { "../m8051/m8051.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s002bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s002bo_e:U1 " "Elaborating entity \"m3s002bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s002bo_e:U1\"" {  } { { "../m8051/m3s003bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s041bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s041bo_e:U9 " "Elaborating entity \"m3s041bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s041bo_e:U9\"" {  } { { "../m8051/m3s003bo.vhd" "U9" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s004bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3 " "Elaborating entity \"m3s004bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\"" {  } { { "../m8051/m8051.vhd" "U3" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s022bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s022bo_e:U1 " "Elaborating entity \"m3s022bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s022bo_e:U1\"" {  } { { "../m8051/m3s004bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s024bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s024bo_e:U2 " "Elaborating entity \"m3s024bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s024bo_e:U2\"" {  } { { "../m8051/m3s004bo.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s033bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s033bo_e:U3 " "Elaborating entity \"m3s033bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s033bo_e:U3\"" {  } { { "../m8051/m3s004bo.vhd" "U3" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s032bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s032bo_e:U4 " "Elaborating entity \"m3s032bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s032bo_e:U4\"" {  } { { "../m8051/m3s004bo.vhd" "U4" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s034bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s034bo_e:U5 " "Elaborating entity \"m3s034bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s034bo_e:U5\"" {  } { { "../m8051/m3s004bo.vhd" "U5" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s035bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s035bo_e:U6 " "Elaborating entity \"m3s035bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s035bo_e:U6\"" {  } { { "../m8051/m3s004bo.vhd" "U6" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s005bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s005bo_e:U4 " "Elaborating entity \"m3s005bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s005bo_e:U4\"" {  } { { "../m8051/m8051.vhd" "U4" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s006bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s006bo_e:U5 " "Elaborating entity \"m3s006bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s006bo_e:U5\"" {  } { { "../m8051/m8051.vhd" "U5" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s007bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s007bo_e:U6 " "Elaborating entity \"m3s007bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s007bo_e:U6\"" {  } { { "../m8051/m8051.vhd" "U6" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s008bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7 " "Elaborating entity \"m3s008bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\"" {  } { { "../m8051/m8051.vhd" "U7" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s009bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s009bo_e:U1 " "Elaborating entity \"m3s009bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s009bo_e:U1\"" {  } { { "../m8051/m3s008bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s039bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s039bo_e:U2 " "Elaborating entity \"m3s039bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s039bo_e:U2\"" {  } { { "../m8051/m3s008bo.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s010bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8 " "Elaborating entity \"m3s010bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\"" {  } { { "../m8051/m8051.vhd" "U8" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s011bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1 " "Elaborating entity \"m3s011bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\"" {  } { { "../m8051/m3s010bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s027bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s027bo_e:U1 " "Elaborating entity \"m3s027bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s027bo_e:U1\"" {  } { { "../m8051/m3s011bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s040bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s040bo_e:U5 " "Elaborating entity \"m3s040bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s040bo_e:U5\"" {  } { { "../m8051/m3s011bo.vhd" "U5" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s013bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s013bo_e:U2 " "Elaborating entity \"m3s013bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s013bo_e:U2\"" {  } { { "../m8051/m3s010bo.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s015bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9 " "Elaborating entity \"m3s015bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9\"" {  } { { "../m8051/m8051.vhd" "U9" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s016bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9\|m3s016bo_e:U1 " "Elaborating entity \"m3s016bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9\|m3s016bo_e:U1\"" {  } { { "../m8051/m3s015bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s018bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s018bo_e:U10 " "Elaborating entity \"m3s018bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s018bo_e:U10\"" {  } { { "../m8051/m8051.vhd" "U10" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s019bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s019bo_e:U11 " "Elaborating entity \"m3s019bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s019bo_e:U11\"" {  } { { "../m8051/m8051.vhd" "U11" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s020bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12 " "Elaborating entity \"m3s020bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12\"" {  } { { "../m8051/m8051.vhd" "U12" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s014bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12\|m3s014bo_e:U1 " "Elaborating entity \"m3s014bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12\|m3s014bo_e:U1\"" {  } { { "../m8051/m3s020bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s023bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s023bo_e:U13 " "Elaborating entity \"m3s023bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s023bo_e:U13\"" {  } { { "../m8051/m8051.vhd" "U13" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s025bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s025bo_e:U14 " "Elaborating entity \"m3s025bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s025bo_e:U14\"" {  } { { "../m8051/m8051.vhd" "U14" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s028bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15 " "Elaborating entity \"m3s028bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\"" {  } { { "../m8051/m8051.vhd" "U15" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s029bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s029bo_e:U1 " "Elaborating entity \"m3s029bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s029bo_e:U1\"" {  } { { "../m8051/m3s028bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s030bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s030bo_e:U9 " "Elaborating entity \"m3s030bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s030bo_e:U9\"" {  } { { "../m8051/m3s028bo.vhd" "U9" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s031bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s031bo_e:U10 " "Elaborating entity \"m3s031bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s031bo_e:U10\"" {  } { { "../m8051/m3s028bo.vhd" "U10" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0M8192x8 mcu_core:inst\|R0M8192x8:prg_ram " "Elaborating entity \"R0M8192x8\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\"" {  } { { "../mcu/mcu_core.vhd" "prg_ram" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "altsyncram_component" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014284976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_design.hex " "Parameter \"init_file\" = \"soc_design.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285023 ""}  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575014285023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_la81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_la81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_la81 " "Found entity 1: altsyncram_la81" {  } { { "db/altsyncram_la81.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014285085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014285085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_la81 mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated " "Elaborating entity \"altsyncram_la81\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285085 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "soc_design.hex " "Byte addressed memory initialization file \"soc_design.hex\" was read in the word-addressed format" {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1575014285101 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "soc_design.hex 190 10 " "Width of data items in \"soc_design.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 190 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 soc_design.hex " "Data at line (1) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 soc_design.hex " "Data at line (2) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 soc_design.hex " "Data at line (3) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 soc_design.hex " "Data at line (4) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 soc_design.hex " "Data at line (5) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 soc_design.hex " "Data at line (6) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 soc_design.hex " "Data at line (7) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 soc_design.hex " "Data at line (8) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 soc_design.hex " "Data at line (9) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 soc_design.hex " "Data at line (10) of memory initialization file \"soc_design.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1575014285101 ""}  } { { "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1575014285101 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 2678 D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex " "Memory depth (8192) in the design file differs from memory depth (2678) in the Memory Initialization File \"D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/soc_design.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1575014285101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014285226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014285226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_la81.tdf" "deep_decode" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014285288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014285288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_la81.tdf" "mux2" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x8 mcu_core:inst\|RAM256x8:sfr_ram " "Elaborating entity \"RAM256x8\" for hierarchy \"mcu_core:inst\|RAM256x8:sfr_ram\"" {  } { { "../mcu/mcu_core.vhd" "sfr_ram" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "altsyncram_component" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285367 ""}  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575014285367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014285429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014285429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst5 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst5\"" {  } { { "../MEGAWIZRD/MCU_8051.bdf" "inst5" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 24 392 696 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst5\|altpll:altpll_component\"" {  } { { "../MEGAWIZRD/altpll0.vhd" "altpll_component" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst5\|altpll:altpll_component\"" {  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst5\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014285492 ""}  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575014285492 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../m8051/m3s018bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd" 185 -1 0 } } { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 643 -1 0 } } { "../m8051/m3s008bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 157 -1 0 } } { "../m8051/m3s001bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575014287616 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575014287616 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575014290115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575014290584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014290584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1448 " "Implemented 1448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575014290990 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575014290990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1419 " "Implemented 1419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575014290990 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575014290990 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1575014290990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575014290990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575014291068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:58:11 2019 " "Processing ended: Fri Nov 29 16:58:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575014291068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575014291068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575014291068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575014291068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575014292521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575014292521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:58:11 2019 " "Processing started: Fri Nov 29 16:58:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575014292521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575014292521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU_8051 -c MCU_8051 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU_8051 -c MCU_8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575014292521 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575014292693 ""}
{ "Info" "0" "" "Project  = MCU_8051" {  } {  } 0 0 "Project  = MCU_8051" 0 0 "Fitter" 0 0 1575014292708 ""}
{ "Info" "0" "" "Revision = MCU_8051" {  } {  } 0 0 "Revision = MCU_8051" 0 0 "Fitter" 0 0 1575014292708 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575014292849 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU_8051 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MCU_8051\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575014292865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575014292911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575014292911 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst5\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll0:inst5\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst5\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst5\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575014293099 ""}  } { { "altpll.tdf" "" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575014293099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575014293381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575014293411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575014294099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575014294099 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575014294099 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 2504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575014294114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 2505 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575014294114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 2506 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575014294114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575014294114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575014294130 ""}
{ "Warning" "WFSAC_FSAC_INVALID_GLOBAL_DESTINATION" "clk_50Mhz altpll0:inst5\|altpll:altpll_component\|pll " "Ignored Global Signal option assignment from source signal clk_50Mhz to destination signal altpll0:inst5\|altpll:altpll_component\|pll -- destination cannot use global signals" {  } { { "altpll.tdf" "" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 78 9224 9983 0} { 0 { 0 ""} 0 74 9224 9983 0}  }  } } { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { clk_50Mhz } } } { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 88 80 248 104 "clk_50Mhz" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } }  } 0 176327 "Ignored Global Signal option assignment from source signal %1!s! to destination signal %2!s! -- destination cannot use global signals" 0 0 "Fitter" 0 -1 1575014294271 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 288 696 872 304 "pin_name1" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575014294271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRst " "Pin nRst not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { nRst } } } { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 288 128 296 304 "nRst" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575014294271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXD " "Pin RXD not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { RXD } } } { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 352 128 296 368 "RXD" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575014294271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50Mhz " "Pin clk_50Mhz not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { clk_50Mhz } } } { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 88 80 248 104 "clk_50Mhz" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575014294271 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575014294271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU_8051.sdc " "Synopsys Design Constraints File file not found: 'MCU_8051.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575014294552 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575014294567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575014294583 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1575014294583 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575014294599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst5\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst5\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575014294677 ""}  } { { "altpll.tdf" "" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575014294677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "inst6  " "Promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575014294677 ""}  } { { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 80 728 792 128 "inst6" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575014294677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mcu_core:inst\|m8051wrap:U0\|NX2  " "Automatically promoted node mcu_core:inst\|m8051wrap:U0\|NX2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575014294677 ""}  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 121 -1 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mcu_core:inst|m8051wrap:U0|NX2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575014294677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRst (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node nRst (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575014294677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_core:inst\|m8051wrap:U0\|m8051:U0\|LDLM~0 " "Destination node mcu_core:inst\|m8051wrap:U0\|m8051:U0\|LDLM~0" {  } { { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 651 -1 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mcu_core:inst|m8051wrap:U0|m8051:U0|LDLM~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 2161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575014294677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575014294677 ""}  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { nRst } } } { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 288 128 296 304 "nRst" "" } } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575014294677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575014294864 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575014294864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575014294864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575014294864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575014294880 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575014294880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575014294880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575014294880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575014294911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575014294927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575014294927 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575014294927 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575014294927 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575014294927 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 55 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575014294927 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575014294927 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575014294927 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575014294942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575014296536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575014297067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575014297098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575014297973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575014297973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575014298145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "D:/VHDL/11_29_ex058_MCU_8051/profject/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575014299535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575014299535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575014299722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575014299738 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575014299738 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575014299738 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575014299769 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575014299785 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575014299816 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575014299816 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575014300144 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575014300191 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575014300550 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575014300847 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575014300863 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575014300957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/11_29_ex058_MCU_8051/profject/output_files/MCU_8051.fit.smsg " "Generated suppressed messages file D:/VHDL/11_29_ex058_MCU_8051/profject/output_files/MCU_8051.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575014301175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575014301613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:58:21 2019 " "Processing ended: Fri Nov 29 16:58:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575014301613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575014301613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575014301613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575014301613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575014302722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575014302722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:58:22 2019 " "Processing started: Fri Nov 29 16:58:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575014302722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575014302722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU_8051 -c MCU_8051 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU_8051 -c MCU_8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575014302722 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575014304065 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575014304128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575014304815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:58:24 2019 " "Processing ended: Fri Nov 29 16:58:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575014304815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575014304815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575014304815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575014304815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575014305534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575014306268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:58:25 2019 " "Processing started: Fri Nov 29 16:58:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575014306268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575014306268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU_8051 -c MCU_8051 " "Command: quartus_sta MCU_8051 -c MCU_8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575014306268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575014306424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575014306658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575014306705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575014306705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU_8051.sdc " "Synopsys Design Constraints File file not found: 'MCU_8051.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575014306861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575014306877 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50Mhz clk_50Mhz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50Mhz clk_50Mhz" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306877 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|pll\|clk\[0\]\} \{inst5\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|pll\|clk\[0\]\} \{inst5\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306877 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575014306877 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575014306877 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575014306877 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1575014306893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.620 " "Worst-case setup slack is 8.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.620         0.000 inst5\|altpll_component\|pll\|clk\[0\]  " "    8.620         0.000 inst5\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575014306939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 inst5\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 inst5\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575014306955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575014306955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575014306971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 clk_50Mhz  " "   10.000         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.500         0.000 inst5\|altpll_component\|pll\|clk\[0\]  " "   17.500         0.000 inst5\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014306971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575014306971 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575014307064 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1575014307064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.589 " "Worst-case setup slack is 14.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.589         0.000 inst5\|altpll_component\|pll\|clk\[0\]  " "   14.589         0.000 inst5\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575014307111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst5\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 inst5\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575014307143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575014307143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575014307158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 clk_50Mhz  " "   10.000         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.500         0.000 inst5\|altpll_component\|pll\|clk\[0\]  " "   17.500         0.000 inst5\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575014307158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575014307158 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575014307236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575014307267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575014307267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575014307377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:58:27 2019 " "Processing ended: Fri Nov 29 16:58:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575014307377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575014307377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575014307377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575014307377 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575014308017 ""}
