[["Online fault detection and tolerance for photovoltaic energy harvesting systems.", ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429386", 6], ["Tunable sensors for process-aware voltage scaling.", ["Tuck-Boon Chan", "Andrew B. Kahng"], "https://doi.org/10.1145/2429384.2429387", 8], ["Collaborative calibration of on-chip thermal sensors using performance counters.", ["Shiting Justin Lu", "Russell Tessier", "Wayne Burleson"], "https://doi.org/10.1145/2429384.2429388", 8], ["Spatial correlation modeling for probe test cost reduction in RF devices.", ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "https://doi.org/10.1145/2429384.2429390", 7], ["Small-delay-fault ATPG with waveform accuracy.", ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "https://doi.org/10.1145/2429384.2429391", 7], ["Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC.", ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429392", 6], ["Layout small-angle rotation and shift for EUV defect mitigation.", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "https://doi.org/10.1145/2429384.2429394", 7], ["A methodology for the early exploration of design rules for multiple-patterning technologies.", ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429395", 7], ["A polynomial time triple patterning algorithm for cell based row-structure layout.", ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429396", 8], ["Improving last level cache locality by integrating loop and data transformations.", ["Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2429384.2429398", 8], ["Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture.", ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "https://doi.org/10.1145/2429384.2429399", 8], ["Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration.", ["Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2429384.2429400", 7], ["Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches.", ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "https://doi.org/10.1145/2429384.2429401", 7], ["Bridging pre- and post-silicon debugging with BiPeD.", ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429403", 6], ["Novel test detection to improve simulation efficiency - A commercial experiment.", ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "https://doi.org/10.1145/2429384.2429404", 8], ["A robust general constrained random pattern generator for constraints with variable ordering.", ["Bo-Han Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2429384.2429405", 6], ["Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation.", ["Somnath Banerjee", "Tushar Gupta"], "https://doi.org/10.1145/2429384.2429406", 8], ["TRIAD: A triple patterning lithography aware detailed router.", ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429408", 7], ["Maze routing algorithms with exact matching constraints for analog and mixed signal designs.", ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "https://doi.org/10.1145/2429384.2429409", 7], ["Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction.", ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429410", 7], ["Construction of rectilinear Steiner minimum trees with slew constraints over obstacles.", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2429384.2429411", 8], ["Noise based logic: Why noise?", ["He Wen", "Laszlo B. Kish"], "https://doi.org/10.1145/2429384.2429413", 4], ["An efficient implementation of numerical integration using logical computation on stochastic bit streams.", ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429414", 7], ["Utilizing random noise in cryptography: Where is the Tofu?", ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "https://doi.org/10.1145/2429384.2429415", 5], ["Learning from biological neurons to compute with electronic noise special.", ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "https://doi.org/10.1145/2429384.2429416", 4], ["On the computation of criticality in statistical timing analysis.", ["S. Ramprasath", "V. Vasudevan"], "https://doi.org/10.1145/2429384.2429418", 8], ["A dynamic method for efficient random mismatch characterization of standard cells.", ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "https://doi.org/10.1145/2429384.2429419", 7], ["Classifying circuit performance using active-learning guided support vector machines.", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2429384.2429420", 8], ["Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo.", ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"], "https://doi.org/10.1145/2429384.2429422", 7], ["Trajectory-Directed discrete state space modeling for formal verification of nonlinear analog circuits.", ["Sebastian Steinhorst", "Lars Hedrich"], "https://doi.org/10.1145/2429384.2429423", 8], ["Word level feature discovery to enhance quality of assertion mining.", ["Lingyi Liu", "Chen-Hsuan Lin", "Shobha Vasudevan"], "https://doi.org/10.1145/2429384.2429424", 8], ["Impact of range and precision in technology on cell-based design.", ["John Lee", "Puneet Gupta"], "https://doi.org/10.1145/2429384.2429426", 8], ["An efficient algorithm for library-based cell-type selection in high-performance low-power designs.", ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429427", 7], ["Sensitivity-guided metaheuristics for accurate discrete gate sizing.", ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2429384.2429428", 7], ["Dealing with IC manufacturability in extreme scaling (Embedded tutorial paper).", ["Bei Yu", "Jhih-Rong Gao", "Duo Ding", "Yongchan Ban", "Jae-Seok Yang", "Kun Yuan", "Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429430", 3], ["Circuit reliability: From Physics to Architectures: Embedded tutorial paper.", ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429431", 4], ["Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators.", ["Suming Lai", "Boyuan Yan", "Peng Li"], "https://doi.org/10.1145/2429384.2429433", 8], ["A silicon-validated methodology for power delivery modeling and simulation.", ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "https://doi.org/10.1145/2429384.2429434", 8], ["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications.", ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429435", 8], ["Scaling the \"Memory Wall\": Designer track.", ["Shih-Lien Lu", "Tanay Karnik", "Ganapati Srinivasa", "Kai-Yuan Chao", "Doug Carmean", "Jim Held"], "https://doi.org/10.1145/2429384.2429437", 2], ["Test challenges in designing complex 3D chips: What in on the horizon for EDA industry?: Designer track.", ["Sandeep Kumar Goel"], "https://doi.org/10.1145/2429384.2429438", 0], ["3D integrated circuits: Designing in a new dimension: Designer track.", ["Robert Patti"], "https://doi.org/10.1145/2429384.2429439", 0], ["Progress and challenges in VLSI placement research.", ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "https://doi.org/10.1145/2429384.2429441", 8], ["Placement: Hot or Not?", ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "https://doi.org/10.1145/2429384.2429442", 8], ["Modeling and design automation of biological circuits and systems.", ["Natasa Miskov-Zivanov", "James R. Faeder", "Chris J. Myers", "Herbert M. Sauro"], "https://doi.org/10.1145/2429384.2429444", 3], ["CACTI-IO: CACTI with off-chip power-area-timing models.", ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "https://doi.org/10.1145/2429384.2429446", 8], ["AFReP: Application-guided Function-level Registerfile power-gating for embedded processors.", ["Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2429384.2429447", 7], ["Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms.", ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "https://doi.org/10.1145/2429384.2429448", 8], ["A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations.", ["Sravan K. Marella", "Sanjay V. Kumar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2429384.2429450", 8], ["Electromigration-aware routing for 3D ICs with stress-aware EM modeling.", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/2429384.2429451", 8], ["3D transient thermal solver using non-conformal domain decomposition approach.", ["Jianyong Xie", "Madhavan Swaminathan"], "https://doi.org/10.1145/2429384.2429452", 8], ["Opening: Introduction to CAD contest at ICCAD 2012: CAD contest.", ["Iris Hui-Ru Jiang", "Zhuo Li", "Yih-Lang Li"], "https://doi.org/10.1145/2429384.2429454", 0], ["ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest.", ["WoeiTzy Jong", "Hwei-Tseng Wang", "Chengta Hsieh", "Kei-Yong Khoo"], "https://doi.org/10.1145/2429384.2429455", 3], ["ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite.", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2429384.2429456", 4], ["ICCAD-2012 CAD contest in fuzzy pattern matching for physical verification and benchmark suite.", ["J. Andres Torres"], "https://doi.org/10.1145/2429384.2429457", 2], ["System energy consumption is a multi-player game.", ["Mian Dong", "Tian Lan", "Lin Zhong"], "https://doi.org/10.1145/2429384.2429459", 2], ["Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips.", ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429461", 8], ["Compiling program control flows into biochemical reactions.", ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "https://doi.org/10.1145/2429384.2429462", 8], ["Dictionary-based error recovery in cyberphysical digital-microfluidic biochips.", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2429384.2429463", 8], ["Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees.", ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"], "https://doi.org/10.1145/2429384.2429464", 7], ["Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures.", ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "https://doi.org/10.1145/2429384.2429466", 8], ["Deterministic random walk preconditioning for power grid analysis.", ["Jia Wang"], "https://doi.org/10.1145/2429384.2429467", 7], ["Efficient parallel power grid analysis via Additive Schwarz Method.", ["Ting Yu", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429468", 8], ["Circuit simulation via matrix exponential method for stiffness handling and parallel processing.", ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2429384.2429469", 8], ["An efficient control variates method for yield estimation of analog circuits based on a local model.", ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "https://doi.org/10.1145/2429384.2429471", 7], ["A fast time-domain EM-TCAD coupled simulation framework via matrix exponential.", ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "https://doi.org/10.1145/2429384.2429472", 7], ["GPSCP: A general-purpose support-circuit preconditioning approach to large-scale SPICE-accurate nonlinear circuit simulations.", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2429384.2429473", 7], ["Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques.", ["Leyi Yin", "Yue Deng", "Peng Li"], "https://doi.org/10.1145/2429384.2429474", 7], ["Toward codesign in high performance computing systems.", ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "https://doi.org/10.1145/2429384.2429476", 7], ["Accurate on-chip router area modeling with Kriging methodology.", ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Frederic Petrot"], "https://doi.org/10.1145/2429384.2429478", 8], ["Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs.", ["Yi-Jung Chen", "Chia-Lin Yang", "Jian-Jia Chen"], "https://doi.org/10.1145/2429384.2429479", 8], ["Efficient design space exploration for component-based system design.", ["Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2429384.2429480", 7], ["Multiple tunable constant multiplications: Algorithms and applications.", ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/2429384.2429482", 7], ["The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic.", ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "https://doi.org/10.1145/2429384.2429483", 8], ["Memory partitioning and scheduling co-optimization in behavioral synthesis.", ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "https://doi.org/10.1145/2429384.2429484", 8], ["Confronting and exploiting operating environment uncertainty in predictive analysis of signal integrity.", ["Andreas C. Cangellaris"], "https://doi.org/10.1145/2429384.2429486", 0], ["Multi-scale, multi-physics analysis for device, chip, package, and board level.", ["Weng Cho Chew"], "https://doi.org/10.1145/2429384.2429487", 0], ["Design strategies for high-dimensional electromagnetic systems.", ["Vikram Jandhyala", "Arun V. Sathanur"], "https://doi.org/10.1145/2429384.2429488", 0], ["Co-simulations of electromagnetic and thermal effects in electronic circuits using non-conformal numerical methods.", ["Jin-Fa Lee", "Yang Shao", "Zhen Peng"], "https://doi.org/10.1145/2429384.2429489", 0], ["ISBA: An independent set-based algorithm for automated partial reconfiguration module generation.", ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "https://doi.org/10.1145/2429384.2429491", 8], ["Fine-grained hardware/software methodology for process migration in MPSoCs.", ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2429384.2429492", 8], ["Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays.", ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "https://doi.org/10.1145/2429384.2429493", 7], ["Implementing high-performance, low-power embedded processors: Challenges and solutions: Designer track.", ["Koen Lampaert"], "https://doi.org/10.1145/2429384.2429495", 0], ["Latency tolerance for Throughput Computing: Designer track.", ["Chien-Ping Lu", "Brian Ko"], "https://doi.org/10.1145/2429384.2429496", 2], ["Multi-level cell STT-RAM: Is it realistic or just a dream?", ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429498", 7], ["Ultra-low power NEMS FPGA.", ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "https://doi.org/10.1145/2429384.2429499", 6], ["Ultra high density logic designs using transistor-level monolithic 3D integration.", ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "https://doi.org/10.1145/2429384.2429500", 8], ["Challenges in post-silicon validation of high-speed I/O links.", ["Chenjie Gu"], "https://doi.org/10.1145/2429384.2429502", 4], ["Post-silicon performance modeling and tuning of analog/mixed-signal circuits via Bayesian Model Fusion.", ["Xin Li"], "https://doi.org/10.1145/2429384.2429503", 2], ["Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits.", ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "https://doi.org/10.1145/2429384.2429504", 4], ["Functional post-silicon diagnosis and debug for networks-on-chip.", ["Rawan Abdel-Khalek", "Valeria Bertacco"], "https://doi.org/10.1145/2429384.2429506", 7], ["TRACKER: A low overhead adaptive NoC router with load balancing selection strategy.", ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "https://doi.org/10.1145/2429384.2429507", 5], ["Provably complete hardware Trojan detection using test point insertion.", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429508", 8], ["Using standardized quantization for multi-party PPUF matching: Foundations and applications.", ["Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2429384.2429509", 8], ["Simultaneous information flow security and circuit redundancy in Boolean gates.", ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "https://doi.org/10.1145/2429384.2429511", 6], ["On logic synthesis for timing speculation.", ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1145/2429384.2429512", 6], ["Lazy man's logic synthesis.", ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"], "https://doi.org/10.1145/2429384.2429513", 8], ["Minimizing area and power of sequential CMOS circuits using threshold decomposition.", ["Niranjan Kulkarni", "Nishant Nukala", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2429384.2429514", 8], ["Performance-driven analog placement considering monotonic current paths.", ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "https://doi.org/10.1145/2429384.2429516", 7], ["Configurable analog routing methodology via technology and design constraint unification.", ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "https://doi.org/10.1145/2429384.2429517", 7], ["Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion.", ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1145/2429384.2429519", 8], ["Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits.", ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "https://doi.org/10.1145/2429384.2429520", 8], ["2012 TAU power grid simulation contest: Benchmark suite and results.", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1145/2429384.2429523", 4], ["PGT_SOLVER: An efficient solver for power grid transient analysis.", ["Ting Yu", "Martin D. F. Wong"], "https://doi.org/10.1145/2429384.2429524", 6], ["PowerRush : Efficient transient simulation for power grid analysis.", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1145/2429384.2429526", 7], ["Parallel forward and back substitution for efficient power grid simulation.", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/2429384.2429527", 4], ["Design analysis of IC power delivery.", ["Peng Li"], "https://doi.org/10.1145/2429384.2429528", 3], ["Power grid effects and their impact on-die.", ["Eli Chiprout"], "https://doi.org/10.1145/2429384.2429529", 3], ["Overview of vectorless/early power grid verification.", ["Farid N. Najm"], "https://doi.org/10.1145/2429384.2429530", 8], ["Transistor technologies and pixel circuit design for efficient active-matrix organic light-emitting diode displays.", ["Xiaojun Guo", "Guangyu Yao", "Xiaoli Xu", "Wenjiang Liu", "Tao Liu"], "https://doi.org/10.1145/2429384.2429532", 0], ["Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs.", ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2429384.2429533", 8], ["Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan.", ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2429384.2429534", 4], ["Clock mesh synthesis with gated local trees and activity driven register clustering.", ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429536", 7], ["Fast approximation for peak power driven voltage partitioning in almost linear time.", ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "https://doi.org/10.1145/2429384.2429537", 7], ["Multiobjective optimization of deadspace, a critical resource for 3D-IC integration.", ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "https://doi.org/10.1145/2429384.2429538", 8], ["A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing.", ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"], "https://doi.org/10.1145/2429384.2429539", 7], ["A thermal and process variation aware MTJ switching model and its applications in soft error analysis.", ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "https://doi.org/10.1145/2429384.2429541", 8], ["Modeling and synthesis of quality-energy optimal approximate adders.", ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1145/2429384.2429542", 8], ["Representative Critical Reliability Paths for low-cost and accurate on-chip aging evaluation.", ["Shuo Wang", "Jifeng Chen", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2429384.2429543", 6], ["High-Performance, Low-Power Resonant Clocking: Embedded tutorial.", ["Matthew R. Guthaus", "Baris Taskin"], "https://doi.org/10.1145/2429384.2429545", 4]]