# Microsemi NMAT TXT File

# Version: v12.3 12.800.0.16

# Design Name: BaseDesign 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300T_ES , Package: FCG484 , Speed grade: STD 

# Date generated: Fri Feb 28 12:31:12 2020 


#
# I/O constraints
#

set_io GPIO_IN[0] E13
set_io GPIO_IN[1] E14
set_io GPIO_OUT[0] D7
set_io GPIO_OUT[1] D8
set_io GPIO_OUT[2] D9
set_io GPIO_OUT[3] D6
set_io RX F16
set_io TX F17
set_io USER_RST F5

#
# Core cell constraints
#

set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a2_RNO_3 431 102
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK 406 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[46] 1061 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIIRQU[37] 878 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[13] 467 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[26] 540 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7_0_0[2] 619 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_a0_1[6] 623 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39] 943 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[14] 657 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[29] 787 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[27] 747 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST3/U0 844 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_ren_2_i_i_a3 622 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[36] 979 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIBONK[8] 534 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBG3KB1[1] 990 120
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/RRESPOut_1_sqmuxa_0_a2 940 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[60] 887 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[10] 522 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIKVEI[26] 636 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[18] 573 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0_1[5] 534 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[8] 679 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[14] 679 175
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[22] 987 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[18] 600 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[9] 572 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a2_3[0] 820 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1_[0] 885 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3] 783 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[42] 1031 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST1/U0 874 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrEnReg 445 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out_1[1] 484 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[0] 540 157
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1546 774 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[17] 364 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[7] 746 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1_sqmuxa_0 663 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6] 452 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[58] 554 64
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI01_RNO 999 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_a2_0_0[8] 468 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[30] 594 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[8] 525 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_m2[29] 659 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[19] 827 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/U0 466 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[1] 921 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[18] 939 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[56] 801 139
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i 985 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[6] 571 30
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[16] 959 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[2] 551 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[50] 830 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size_1_1[2] 608 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[7] 552 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_101 771 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25] 504 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 767 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[9] 1016 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1189 345 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[3] 663 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[12] 675 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[15] 610 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_1_sqmuxa_i_a2 425 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[4] 689 36
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_1[2] 910 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_254 635 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[21] 527 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[31] 404 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[8] 690 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[0] 447 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[30] 682 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[4] 692 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_2_0 598 195
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK 440 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_0_sqmuxa_1_0_RNO 472 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[47] 547 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[3] 559 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][3] 556 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_2_ram_2_0_0_RNO 697 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[30] 498 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mstatus_mie_11_iv 683 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_GEN_43_1_1_i_m2 404 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE13_RNIJ4BQ 709 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_1_0_tz[48] 383 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[8] 694 169
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_8_0_RNI78EJG 452 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2181_2 482 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[30] 556 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[18] 568 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[35] 1018 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2 386 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m72_0_a3_0 599 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_432 993 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIV66KB1[1] 906 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i_o3_RNI4LO41[77] 647 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[8] 519 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[25] 532 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_11 384 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIQSOD[9] 695 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[14] 972 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[5] 496 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 559 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[26] 658 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1 613 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[0] 975 109
set_location CoreTimer_0_inst_0/CoreTimer_0_0/TimerPre[3] 904 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[1] 671 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI3JU31[0] 631 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[32] 1036 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_5 390 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBWrDone_d2 514 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[19] 688 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_6 503 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[51] 975 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[2] 1024 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[0] 512 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/da_valid 673 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[28] 993 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[37] 889 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[14] 540 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[2] 686 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_6 505 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[8] 610 202
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0[48] 934 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/beatsDO_2_0_sqmuxa 665 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][5] 559 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes27_2 707 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_4 760 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[21] 704 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[17] 672 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[50] 694 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[3] 1076 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[0] 616 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_513 635 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[2] 707 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_1_534_0 684 114
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_28 930 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[5] 556 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_d_i_m2[1] 526 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[49] 770 85
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_1[2] 430 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[4] 599 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[43] 511 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[4] 629 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[50] 876 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[24] 683 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[3] 757 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[2] 629 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address_RNIF57A5[4] 560 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[22] 547 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[4] 511 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_868 340 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_355 769 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[18] 562 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[23] 976 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIS5EI[31] 747 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[11] 455 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[4] 630 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[52] 858 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][49] 611 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[13] 606 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_734_RNO_0 538 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[30] 615 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[0] 667 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[1] 563 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[4] 592 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO[4] 445 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][46] 645 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_21 539 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[18] 633 208
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[30] 815 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[10] 423 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[57] 559 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[12] 693 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[5] 469 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[53] 802 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_0 911 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[25] 729 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7[8] 383 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNI44PTE[0] 383 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4] 517 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST1/U0 262 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[52] 853 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[1] 688 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[24] 728 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[24] 691 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[13] 1075 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[48] 834 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/U0 395 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[5] 589 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_672_RNO 815 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[28] 1051 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[55] 1011 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 620 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_3 648 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_602_3_0 646 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[14] 540 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[9] 554 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[26] 729 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_RNO[2] 754 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[17] 383 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[5] 677 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[0] 550 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[49] 463 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[26] 544 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[13] 541 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_6_0[0] 733 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[20] 491 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_58_10 527 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF0IMB1[1] 863 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1131 430 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a13_0_0 551 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[0] 910 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[21] 639 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[26] 566 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[15] 664 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[3] 762 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[1] 711 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/do_enq 729 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[30] 503 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2255[4] 707 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST3/U0 224 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[27] 562 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 815 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[41] 509 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 528 129
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[7] 970 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 767 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[8] 563 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 643 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_0_a2[7] 866 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[51] 886 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[29] 1066 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[28] 511 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[67] 620 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12] 964 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6F06Q2[0] 862 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1176 334 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[13] 650 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[16] 468 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[14] 1074 115
set_location CoreTimer_1_inst_0/CoreTimer_1_0/DataOut_1_sqmuxa 959 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_31 527 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_i_1_RNIRIOTE 382 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[9] 844 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[28] 479 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIK75NV1[1] 934 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[26] 673 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURST_i[1] 504 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[10] 614 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[2] 590 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[30] 548 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_7 479 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_6 628 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[39] 1056 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[26] 1070 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[60] 459 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIG1JP42[1] 911 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 644 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_o2_0[2] 695 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr1_0_a2 487 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1__RNO[0] 615 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_576 728 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_013_RNIRR2O 644 108
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[25] 716 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[9] 553 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[46] 1056 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[28] 748 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[7] 708 115
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/selNextAddr_0_a2 872 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[30] 678 207
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_RNI58K01[3] 789 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[10] 1025 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO[1] 783 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[14] 634 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNI3TMS[6] 660 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[23] 737 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102621_2 533 36
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_3_0_a2[0] 520 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[28] 746 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNINB0R[14] 419 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_426_RNIB5OV[1] 639 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[22] 546 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBWrDone 807 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[12] 607 51
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[11] 968 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[59] 1054 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_o2_0_1[0] 467 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][15] 741 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[6] 731 112
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[4] 443 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[25] 650 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[13] 495 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_14_i_0_a2_0_a3_0_a2 455 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNISEOBB[15] 491 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[2] 547 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[2] 591 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_32_6_0_0 514 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[3] 507 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1512.ALTB[0] 682 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[40] 923 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[44] 1011 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/resetting 671 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[6] 1061 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST3/U0 875 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2ER3V2[0] 995 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[19] 563 103
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[1] 915 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[3] 387 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[12] 553 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[25] 764 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[35] 562 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m4_1[23] 696 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_2 513 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[14] 622 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[15] 634 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[39] 985 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[20] 740 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIOMLD1[21] 503 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_212_0_sqmuxa_2 471 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[11] 635 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_7 515 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINDNMB1[1] 863 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[4] 623 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user[4] 597 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[9] 567 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_BURSTReg_d_0_sqmuxa_0_o2 754 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[17] 983 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/value_0[5] 539 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[41] 424 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[30] 720 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI9MEK[18] 478 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_o2[0] 594 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[20] 645 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[31] 589 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_678 717 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i_a2_3[9] 407 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[20] 710 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[9] 642 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[61] 750 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[27] 884 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[0] 534 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_346_2_0_sqmuxa_1[0] 616 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[17] 485 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1754[1] 565 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[27] 564 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[28] 529 73
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNISICP 1028 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST2/U0 872 126
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK 413 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST1/U0 772 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq_1 562 135
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_0 427 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[11] 635 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d13_0 899 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[0] 817 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[29] 1039 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_0_0_2_RNIDSDH3 862 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[30] 1033 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/U0 662 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2 527 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[27] 527 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNINK6N[24] 678 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[17] 667 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[5] 696 43
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK 402 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO_1 620 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 694 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[3] 503 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST1/U0 958 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[49] 851 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[13] 673 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[6] 564 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[23] 757 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[3] 549 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1432 161 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[0] 919 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes27_2_0 683 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 575 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_1_0 911 90
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/masterDataInProg[0] 880 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[2] 1022 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[46] 1071 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_0[0] 436 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[10] 689 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[27] 600 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[23] 719 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_629 468 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight 612 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[8] 511 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[2] 539 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[7] 728 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[4] 407 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user[0] 574 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_branch 513 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[4] 658 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST3/U0 263 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_0_3_RNI91L12 640 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIGVQM_0[24] 502 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[61] 869 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[24] 959 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[49] 599 106
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[1] 496 100
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[0] 856 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_i_a3_2[3] 841 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 620 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[35] 557 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[8] 560 201
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[12] 931 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[27] 666 189
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_1 414 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[7] 637 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[6] 631 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[19] 848 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI4HEK[13] 502 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[60] 510 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1882 510 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[27] 551 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIFO9HE[0] 408 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[31] 983 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][35] 627 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[30] 982 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[11] 431 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[2] 557 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[0] 500 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_d_ready_a3 557 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1504 876 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[24] 681 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[11] 626 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[17] 527 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 689 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[0] 556 81
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[28] 599 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[26] 1075 121
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1582 465 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[72] 601 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[11] 602 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[32] 1044 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST4/U0 634 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[52] 971 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_2_RNIALE25 611 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIDQNK[9] 530 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 815 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[14] 1067 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[8] 528 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_6_1 552 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[28] 467 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0]_RNO[0] 507 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 814 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/hartExceptionWrEn_0_a2_RNIQMQP 539 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[56] 880 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q 458 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST3/U0 791 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[29] 861 139
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK 387 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[5] 691 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[7] 550 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_281_iv_0_0 465 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause[2] 660 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[5] 865 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[4] 492 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[20] 489 195
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[11] 838 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_563 382 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[2] 1046 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[0] 1005 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[32] 769 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[7] 712 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_0 503 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[50] 443 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[5] 757 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1619 230 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[14] 494 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 594 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][0] 574 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1260 272 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[14] 505 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[9] 478 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_677 803 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[2] 730 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[12] 669 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[24] 760 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7JKDB1[1] 757 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[22] 729 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[3] 634 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1449 394 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[5] 589 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[24] 528 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[1] 721 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_RNO[1] 768 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[16] 505 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[2] 779 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[3] 599 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[48] 781 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mstatus_mpie_15_iv_i 681 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[11] 764 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_4_RNIAG4UH 635 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 716 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[33] 756 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 675 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[39] 487 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_566 472 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[13] 653 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][19] 730 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[22] 687 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[2] 601 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[13] 489 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[62] 872 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[5] 648 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[25] 611 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[28] 610 211
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[3] 477 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST2/U0 865 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[19] 735 157
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[1] 368 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa_1_i_o3 887 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[31] 454 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0_1[0] 527 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[10] 545 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[4] 761 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/U0 253 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[54] 809 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[25] 702 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[19] 663 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_535 771 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[2] 803 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO[6] 457 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[57] 551 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[15] 438 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIIJTR3 491 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_RNO_1 625 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_2_1999_0_2 635 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 638 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[24] 1027 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[4] 687 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[45] 1002 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[29] 740 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[1] 449 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[39] 955 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[26] 573 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[8] 564 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[4] 611 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[5] 676 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[2] 625 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_o2_RNIBMLU 620 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 746 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[8] 721 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[45] 1059 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[17] 713 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[62] 774 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[24] 1030 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[18] 599 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[2] 406 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[2] 464 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1578 854 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_5_sqmuxa 955 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[34] 910 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_25_0[0] 778 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI2EF5U 419 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[26] 632 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q 431 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[54] 556 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_load_use 552 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[3] 997 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[13] 1047 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[24] 1026 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_1824_fast 616 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/hartExceptionWrEn_0_a2 542 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[3] 691 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470_RNO_0[7] 754 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_6_6_0_570_i_m4 515 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[4] 933 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[36] 931 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[36] 992 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[28] 681 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[26] 1044 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[13] 575 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[2] 697 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[46] 1027 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[13] 670 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_325 727 144
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK_RNO 416 12
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AWREADYOut_0 494 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[5] 503 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2254 490 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[14] 599 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[53] 442 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[42] 1026 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1136 470 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[0] 476 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_995 222 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[4] 687 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_0_a3[4] 866 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_755 593 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_RNO_0 628 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[7] 1001 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 666 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIINFV[25] 654 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[4] 590 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25348_1 518 84
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0[2] 422 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_0 611 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState 885 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[6] 562 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[9] 505 132
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[8] 844 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][2] 746 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI8TTJ[8] 703 84
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[27] 814 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI8GRO2[26] 732 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[7] 716 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[27] 558 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[61] 888 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 541 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[31] 953 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_addrOffset_5[0] 707 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[1] 719 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[56] 1056 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[25] 462 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1082_1[7] 626 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1_0[32] 946 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[33] 776 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[40] 647 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[6] 649 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_3_0_0[0] 741 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[1] 709 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[63] 911 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/BIDOut_cZ[2] 770 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690_2_0_a2_0_0 507 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[41] 424 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_890_RNI0BNA 673 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI40JFB 595 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[6] 532 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_4_0_o2_0[0] 762 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1570 771 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[17] 1031 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_693_3_1 537 198
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[27] 709 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[0] 757 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_error_0.SystemBus_slave_TLBuffer.Queue_5.ram_error_ram1_[0] 665 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[7] 511 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][5] 629 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_1 514 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[7] 575 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[0] 775 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[9] 421 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[12] 452 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_beatCnt_d_1_sqmuxa_0 803 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_flush_valid_r 614 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[34] 635 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[50] 455 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[1] 656 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa 491 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[2] 705 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_op[1] 437 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[57] 721 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6RHJT2[2] 970 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1337 381 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[4] 523 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[8] 906 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[27] 955 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[18] 686 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[61] 644 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_4 386 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[15] 605 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[3] 684 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_6 644 70
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[6] 548 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f0_RNO[1] 851 99
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1Il 1001 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[24] 683 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_644_1_v[23] 683 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_11[8] 758 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0_[0] 834 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[5] 608 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[16] 490 196
set_location CoreTimer_1_inst_0/CoreTimer_1_0/DataOut_0_sqmuxa_i 902 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 814 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 686 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI37MBD1[1] 1042 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[22] 747 193
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i[2] 438 9
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1201 730 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2202_NE_0 491 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[50] 823 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_11_ldmx 656 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI1ULV32[0] 766 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_273_2_sqmuxa_i_x2 468 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[26] 739 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[39] 1066 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m6_2_03_i_o2 531 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[20] 676 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[48] 566 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[22] 714 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[16] 647 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[34] 614 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIV2ASB1[1] 923 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_Z[5] 476 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[14] 603 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST1/U0 773 87
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[1] 916 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1529 646 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tl_error_0 734 198
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[4] 871 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_12_0_m2[0] 719 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[6] 673 190
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO08_7 989 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[2] 419 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_3_i_0_a2_2 443 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/U0 697 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[30] 787 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/busyReg_2_RNO_1 467 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1_2[3] 667 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 687 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_9[20] 632 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[18] 707 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[27] 461 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[0] 975 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI9NUT1[3] 662 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2002 607 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_125[2] 681 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[10] 498 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_29_1 564 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_i_1_RNIAUMG1 407 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1298 272 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.awe7 787 117
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[2] 813 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[8] 878 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[51] 956 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[1] 984 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a2[21] 529 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1531 1012 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIDB4H[8] 753 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[23] 852 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[29] 599 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q 467 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 563 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_119 801 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[15] 514 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_6lto7_0_a2_0_a6_0_a2 454 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[23] 513 171
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[9] 956 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 632 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[4] 671 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[8] 969 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[2] 727 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[58] 657 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[21] 635 199
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK 380 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/U0 388 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1112[1] 544 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[8] 694 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_0_03_0_0 527 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIJVNQ[8] 753 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_737 992 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[25] 538 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[11] 1010 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[38] 979 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[18] 485 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[6] 796 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[21] 638 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST1/U0 707 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_839 570 96
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_3_0_a2_0 883 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[35] 650 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][1] 568 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK 439 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[6] 719 186
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOlI.CUARTO1OI4 956 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[45] 409 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 667 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_6 887 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a13_9_1 542 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[9] 527 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_606_1 677 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[45] 409 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[55] 982 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a3_2_0_i_o2[2] 899 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[31] 671 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[13] 650 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST3/U0 525 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[17] 1029 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[12] 650 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[0] 992 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[6] 1075 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[9] 429 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[5] 882 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[60] 967 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_27 610 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa_1 899 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[18] 651 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1320 800 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1992 562 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_8_sqmuxa_0 381 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[7] 726 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[52] 484 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[51] 892 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[5] 864 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_2[0] 635 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[4] 676 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[10] 684 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_1_i_o2_0[9] 861 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 747 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNI06EA2 887 90
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv[5] 411 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[30] 766 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[62] 454 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[0] 476 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[50] 533 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2224 561 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[30] 590 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[3] 712 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 690 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe0 761 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_8_iv[0] 518 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[4] 676 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[50] 953 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[16] 365 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_835 261 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[22] 386 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[31] 694 33
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[12] 950 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[5] 803 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[43] 1004 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1164 684 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_71381_RNI2M016 528 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe3 835 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[30] 598 129
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[4] 942 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[7] 536 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[26] 668 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram3_[1] 968 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1442 483 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[16] 1015 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_17[8] 790 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_0_sqmuxa_RNI9HI31 707 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_22_6_0_476 489 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_2_ldmx 632 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[63] 759 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_RNO_3[1] 699 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1077 983 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[0] 904 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_4[40] 417 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[3] 767 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0_1[3] 565 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[18] 737 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[21] 592 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[21] 1082 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[22] 704 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[26] 678 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[6] 713 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[15] 458 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[18] 549 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_3329_0_m2_i_m2_0[0] 609 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[1] 662 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2252_0 477 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_RNIIOH91[0] 412 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[37] 911 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1508_1_u 482 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[37] 485 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt_RNIE8A43[2] 472 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[29] 474 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[43] 838 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[15] 640 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[92] 786 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[0] 752 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[21] 664 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[0] 625 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[21] 1084 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[9] 851 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_972_3[4] 502 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[6] 1074 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready 452 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[26] 519 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1084 987 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.SUM[2] 686 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[1] 680 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[7] 679 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/busyReg_2_RNO_2 445 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[4] 699 157
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[10] 873 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_972_1_1_1 501 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_5 393 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNII4JJ[10] 602 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_4_i_0_1_o2_1 430 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[14] 982 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[12] 960 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[24] 619 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[2] 555 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7_0[7] 723 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[16] 1013 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m49_0_a3 597 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[7] 560 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[7] 663 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[1] 1053 145
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[2] 891 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_957 623 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_req_typ_11_i_m2[1] 597 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_66 630 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[52] 967 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGTP9T2[0] 757 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI8DMU[14] 1009 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 618 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_4[0] 692 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[29] 872 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[44] 880 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[22] 535 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_fence_i 559 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/U0 502 60
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[29] 812 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[34] 497 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[61] 544 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[27] 695 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI2NTR[11] 632 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[20] 726 78
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[2] 964 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 559 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[16] 743 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26_RNO_0 636 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[12] 726 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNI037L 539 135
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1 585 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[10] 631 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[31] 1014 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][45] 725 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1138 286 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1359 599 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[0] 756 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a2_0_0 432 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d104_i_0_0_0_o2_0 453 105
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_14 450 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[46] 697 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1538 370 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[3] 546 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[28] 683 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_tlb_resp_ae_inst 704 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST4/U0 791 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_cause[2] 609 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[25] 687 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[16] 646 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_15_0_m2[0] 750 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[5] 573 34
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[1] 386 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[1] 918 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[3] 682 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST4/U0 235 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[25] 727 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIIFHS[11] 703 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[10] 691 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[25] 538 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[7] 653 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[5] 800 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[16] 957 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[59] 978 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[30] 529 171
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[13] 954 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdo_i_m2_0 399 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[2] 563 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[6] 1068 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[23] 491 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[15] 465 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[11] 670 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[9] 1014 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[2] 680 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[27] 540 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[0] 571 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[4] 628 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[7] 715 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[17] 963 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841_1 515 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[12] 595 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[2] 634 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIC7387 479 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[7] 717 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_100 170 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[25] 1053 100
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[1] 523 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[15] 481 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[4] 503 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[3] 763 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[17] 552 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIH15H[7] 727 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGL3J12[1] 994 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[16] 550 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIMFNAG 575 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[18] 606 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[15] 554 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[6] 683 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[1] 648 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 683 73
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[4] 369 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[61] 1020 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[4] 693 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[15] 608 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[26] 759 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[4] 728 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2235_0 522 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[25] 734 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][47] 665 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIHG8N[30] 679 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[0] 652 31
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/masterAddrClockEnable_i_0_RNIUM341 483 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIAFMU[15] 926 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[37] 851 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[47] 791 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[4] 613 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1579.ALTB[0] 614 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[28] 519 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[27] 550 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI9J9P[53] 480 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23] 366 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIUEBG[3] 690 111
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl1Il 1000 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] 751 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[26] 561 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[46] 416 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[17] 974 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH 551 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST3/U0 431 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[57] 773 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNI9TFL[1] 561 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_36 549 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[21] 716 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q 434 55
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK 379 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[0] 534 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_a2_0[5] 441 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[47] 682 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[9] 519 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[47] 805 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause[31] 678 187
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1530 569 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_8_RNO 514 54
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_3 413 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[16] 562 186
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[7] 855 88
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK 393 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32] 514 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_0_sqmuxa_5 910 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[6] 1022 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_o2[0] 565 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/maybe_full_RNO 719 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_0[6] 575 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[19] 563 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[31] 941 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[24] 455 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[26] 539 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[61] 898 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[3] 418 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2139[1] 541 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_div 555 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[19] 648 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[20] 683 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 710 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_7 510 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1316 623 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[9] 728 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_source[2] 742 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[1] 1018 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv_0_RNO[1] 480 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[32] 1063 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[0] 488 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[2] 709 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a3[20] 640 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q 449 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[6] 474 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[14] 679 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[19] 490 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0_a2[0] 855 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIHP7P[48] 566 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI5HBP[60] 510 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[17] 467 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453 646 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 563 106
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt_RNIEJ985[8] 468 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIH7MH[25] 685 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 664 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[33] 503 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI3EE5U 454 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AXIBurstInt[0] 438 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[9] 801 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[0] 555 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[5] 886 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[28] 949 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[8] 427 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[25] 669 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[2] 793 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1146 466 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[17] 668 76
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMNextState_m_i_a2_4 490 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[42] 498 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[5] 793 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[17] 621 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[5] 665 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[55] 1007 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[32] 1011 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI871T[8] 504 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[6] 633 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[0] 721 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[33] 860 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/U0 216 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tl_error_valid 620 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/RIDOut_cZ[0] 864 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIURHS[17] 674 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[53] 441 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[25] 725 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[24] 1067 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_11_RNO 502 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[63] 709 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_m1_e 472 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_209 549 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[27] 885 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[5] 562 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_2_0 609 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_953 465 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_10 478 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[27] 475 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22] 521 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[16] 733 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_690 682 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[5] 701 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[0] 1005 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_5 599 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_15 572 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_1_RNI94CC 627 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/m0_2_0_3_0 491 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[59] 962 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2] 876 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1_1[5] 517 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[24] 455 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNICEF05[10] 623 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST1/U0 871 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[12] 417 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][4] 701 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[38] 481 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe2 834 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1254 895 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIIQGO[14] 636 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[6] 628 34
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1365 645 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[4] 573 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI6HSU[40] 942 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][2] 532 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 699 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[125] 622 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[3] 477 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_300 405 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[27] 691 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[18] 686 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 685 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[6] 607 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[13] 1021 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_RNO[5] 528 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[22] 676 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[55] 363 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[8] 560 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_14 503 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[0] 551 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user[3] 564 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[18] 654 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[5] 444 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[5] 753 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1347 516 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[39] 546 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/U0 458 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[52] 874 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[13] 1016 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[1] 1052 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[44] 895 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0[29] 659 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[54] 784 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNIUH09G 428 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0[32] 935 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIM0PV1[20] 479 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/maybe_full 651 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[49] 980 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[2] 551 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIHC4N[12] 659 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s0_valid 686 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][2] 633 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 602 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[16] 570 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[29] 950 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[21] 1008 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[13] 568 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[2] 788 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[13] 637 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr2_0_a2 477 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_55 503 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_26 451 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_1[29] 651 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[2] 1010 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/_T_22 559 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][3] 739 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][49] 742 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[9] 758 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[51] 952 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[26] 642 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[1] 617 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[2] 617 90
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[9] 882 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIK001R2[0] 908 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_3 650 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[54] 819 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[8] 638 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[12] 465 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[9] 599 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[16] 1014 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[56] 871 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST1/U0 485 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[36] 646 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINDVDB1[1] 739 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[25] 811 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWRITE 869 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[44] 413 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[7] 642 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_4[16] 393 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_927_RNI9IDK 607 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 590 82
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[0] 473 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[13] 409 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[25] 509 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_252 603 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_29 815 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_321 589 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[13] 450 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[51] 947 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[23] 520 52
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HREADY_m5_e_1 518 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[34] 760 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[21] 521 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1037_0_tz 541 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 574 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[5] 568 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_790 438 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_134 910 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[53] 725 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1295 550 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[16] 675 199
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTOOll 998 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.SUM[2] 596 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[20] 714 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[9] 473 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[9] 800 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_65_0 538 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[23] 678 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_d_ready_d 611 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[10] 620 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[15] 547 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_370 611 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[53] 611 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[108] 771 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[55] 1025 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[52] 449 183
set_location PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_DELAY 2467 4
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[6] 557 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[12] 1010 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[54] 553 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[2] 543 85
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[18] 957 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[58] 950 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[21] 716 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_680 683 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[58] 952 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO 770 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_0_0[32] 934 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[21] 433 129
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNI1N8A1[2] 496 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_29_RNO 710 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_663 607 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[9] 760 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 698 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1685.ALTB[0] 700 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[11] 635 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[2] 572 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST2/U0 692 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_2 380 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[25] 763 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[55] 1066 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[2] 813 124
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[26] 810 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[2] 1005 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/U0 369 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_in_7_ready_2_1 643 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][28] 623 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[21] 436 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size[1] 543 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_reg_fence_1 531 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[17] 555 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[20] 681 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[21] 733 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_in_7_ready_2_1_RNIALT5 612 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[24] 727 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[17] 506 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[6] 591 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[22] 822 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[15] 481 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 755 82
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state109 421 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[7] 672 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[23] 704 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[14] 1014 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count_RNIM7TI1[1] 451 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0_RNIIQ0Q6 599 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsUncachedData_RNIEIRH 654 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_5 594 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[5] 520 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_237 869 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[44] 1013 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI7SLCA[29] 491 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[15] 601 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIH1V31[7] 660 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI8HCI[11] 672 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_RNIUKKCL[1] 617 48
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[16] 954 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][9] 744 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0[2] 564 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[21] 638 207
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[5] 1031 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNID6SF3_2[7] 538 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNINIG31[2] 558 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 635 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2_3_RNIAQRTJ3 658 54
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I5_2 975 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/U0 395 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[1] 512 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[3] 502 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/auto_out_a_bits_opcode_i_0_i_o2[0] 610 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/RLAST 488 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[13] 553 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIGIOD[4] 666 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_523 707 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[17] 466 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[1] 536 211
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[26] 443 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[19] 633 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[5] 739 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[2] 718 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[52] 840 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[31] 541 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[6] 648 118
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[8] 987 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][1] 573 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[32] 1035 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[2] 562 73
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[25] 473 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[2] 497 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[4] 615 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[7] 571 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[36] 940 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[11] 524 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[21] 541 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNITO4N[18] 691 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[31] 461 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[27] 1044 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 452 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[20] 700 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a2_0[7] 610 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_2_sqmuxa_2 419 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_23 454 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[47] 930 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a2_0 863 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 972 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[21] 723 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_typ[2] 590 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[14] 516 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[20] 538 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[26] 634 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[19] 475 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[9] 738 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 619 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[41] 404 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1427 707 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1462 491 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_o3_0 898 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1428 387 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[0] 561 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[5] 793 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST2/U0 589 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1466 998 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[10] 543 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[11] 457 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[16] 479 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBOGPB1[1] 766 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/maybe_full_RNO 648 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU77I12[1] 1043 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[23] 549 199
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr19_i 768 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_6_sqmuxa_1 933 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[2] 653 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][23] 545 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[38] 480 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[7] 704 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[24] 714 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_4_RNO_0 515 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_o3_1_RNIQ6CJ1 815 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNICN7N[2] 709 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/U0 707 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[8] 1017 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[50] 796 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[30] 656 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_294 670 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39] 488 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[13] 707 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[27] 672 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEnMaybe_0_a2 479 45
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO08_1 990 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[24] 463 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[44] 1011 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[7] 530 36
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3] 1017 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[18] 388 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[24] 1028 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_GEN_203 479 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIGT0V[6] 728 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[9] 400 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[24] 504 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNI05OII[23] 633 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482_RNO_3[7] 708 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[23] 765 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISIDDT2[2] 775 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_97 996 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[37] 848 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[12] 974 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[1] 452 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST3/U0 489 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2139 676 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_29[0] 760 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[61] 570 130
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_18 926 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[21] 457 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_8 657 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[0] 656 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[33] 776 129
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_RNO[2] 906 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[23] 483 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][3] 753 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1148 392 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[27] 931 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[3] 597 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[55] 599 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1_1[29] 526 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[26] 561 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1548 895 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_1 574 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_0_sqmuxa 736 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/IDReg_d[2] 559 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 617 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIB8LP[17] 564 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_29_sqmuxa_2_i_o3 839 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/N_2182_i_0_o2 650 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_5 684 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[10] 564 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_11_i_i 826 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[23] 598 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_126 802 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIPMQM[12] 624 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[25] 548 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[10] 637 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKPFV[26] 612 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[31] 750 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST2/U0 788 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_0_533_0_2 689 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto7_0_o2_RNIS0GH2 827 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[64] 707 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[15] 660 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI11TM[25] 547 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[50] 455 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIPUDE 1042 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[22] 652 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[41] 807 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[6] 714 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[9] 698 157
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb 438 13
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMNextState_m_i_a2 483 105
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[20] 864 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_16 481 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[52] 449 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_tz[56] 964 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_o2_0[4] 658 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[11] 593 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[118] 800 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q 439 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q 453 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[29] 604 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_0_sqmuxa_3 898 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_11 525 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_513 623 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 667 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[17] 1022 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe6 833 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 619 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2[3] 607 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1732[0] 564 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/_T_31 676 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1222 475 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIHHF3F[0] 381 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_176 598 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_4 643 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[19] 604 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_30 530 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_21_6_0_0 484 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[4] 530 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/m0_2_2_0 552 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_930 1000 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[3] 623 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[6] 615 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/BURSTReg_d_0_sqmuxa_1_0_a2 771 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[13] 611 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_669_1.CO0 609 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[18] 846 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[21] 698 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[14] 574 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[9] 860 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[47] 943 142
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_3 412 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[3] 546 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIS6UO2[31] 735 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_405 616 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[9] 871 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[1] 563 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[4] 655 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][29] 657 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_434 269 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_8_iv[1] 516 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[16] 655 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/RID[2] 874 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][4] 702 109
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_RNIA8G4[2] 430 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_3_tz_2[6] 572 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][26] 633 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[6] 473 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1540 645 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[22] 521 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[46] 1001 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CountIsZeroReg 939 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[2] 653 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2[21] 657 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[4] 669 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[12] 624 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[46] 554 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[24] 748 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[55] 1030 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/d_masterRegAddrSel_i_o2 474 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1651.ALTB[0] 717 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[11] 646 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[14] 1001 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[13] 718 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[46] 791 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_17[10] 646 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[20] 671 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[4] 685 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_457 360 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[14] 498 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[5] 512 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[51] 444 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[16] 740 198
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[8] 464 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[2] 742 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST2/U0 430 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3] 768 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_17_RNO_0 698 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2[2] 595 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[7] 693 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1] 768 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[3] 568 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNI8CQH[4] 699 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST4/U0 679 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe2 751 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[21] 695 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNO[10] 883 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_923 1040 75
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[23] 961 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[46] 1034 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[2] 546 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[17] 1025 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[3] 602 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[9] 562 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[11] 404 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_2638_1 542 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[43] 425 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[48] 790 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1295 625 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[22] 762 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[3] 595 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa 935 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[6] 629 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[6] 707 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[2] 1026 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1302 1021 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_21 631 73
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[49] 368 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[0] 1008 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a13_2 549 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2_0_sqmuxa_2 566 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_701 524 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[1] 594 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI5DRO2[25] 738 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[17] 531 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[6] 545 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[11] 502 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1599 866 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[10] 644 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid 682 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1519 765 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[24] 1047 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1278 262 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[17] 965 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_6_0_0[0] 735 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14] 507 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[13] 1017 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[1] 508 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[18] 731 183
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK 405 12
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[9] 956 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[0] 666 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[32] 1046 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[37] 485 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[0] 1060 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[26] 727 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102621 532 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[42] 891 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[6] 666 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[46] 1024 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[41] 745 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[57] 781 174
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[2] 841 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOBLM12[1] 762 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_10 392 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 857 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[24] 692 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[45] 521 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.CO1 622 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[14] 588 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[17] 600 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_10 612 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[6] 698 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590 641 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[51] 938 145
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[7] 896 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIETQM[23] 501 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[26] 694 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[13] 658 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un2__T_882 506 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[15] 558 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/do_deq_0 735 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[3] 622 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1_[0] 541 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[2] 725 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0_1[4] 572 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/un1__T_281_0_cZ 606 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[21] 707 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_1 791 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[18] 642 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_599 628 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[18] 615 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI3RGEB1[1] 946 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNIUGR9G 383 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNO 448 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[7] 574 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[11] 644 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO5HAR2[2] 861 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[2] 667 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[0] 706 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[6] 714 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[14] 754 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[7] 502 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[31] 651 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[22] 517 177
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV 420 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_23 788 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[0] 703 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST1/U0 329 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_6[10] 770 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[26] 759 129
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[0] 476 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_113 589 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[59] 1049 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI0IQ9G 438 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_306_1 690 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/busyReg_2_RNO 426 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[1] 575 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[31] 786 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[25] 523 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[11] 431 178
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1390 227 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[1] 512 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[72] 559 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[10] 518 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1310 641 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[58] 948 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.N_14593_i 700 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[3] 610 34
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_636 691 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[8] 920 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[2] 678 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_30_ldmx 671 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[10] 617 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841_1_0_RNIRVU11 514 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1152 146 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_3 527 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_0[2] 778 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_2_sqmuxa 906 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[32] 589 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[30] 491 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[4] 528 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[53] 799 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[17] 646 208
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_7_sqmuxa_1_3_0_RNIQQG21 358 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[51] 440 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][26] 569 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[30] 883 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[57] 645 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_RNO[2] 678 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/nxtState102_li_i_0_a3 876 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[18] 755 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_w 615 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_27_0_m2[0] 770 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[69] 652 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[13] 638 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[60] 919 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m220_6_03_3 621 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[18] 497 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[25] 563 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqValidReg_RNO_0 431 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[2] 757 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_done 751 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[4] 598 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[13] 706 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[28] 466 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1047 916 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[3] 719 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a3_RNO_0 886 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common_a0_2 633 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_538 706 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[0] 706 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[17] 676 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIDPNQ[5] 738 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_RNO_1[1] 703 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI153P[22] 494 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[9] 560 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[56] 598 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[35] 1014 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST4/U0 868 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBRdDone_edge 802 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[2] 718 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[5] 784 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[0] 903 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[0] 805 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[23] 685 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1639 694 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[58] 975 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[6] 762 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 779 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[2] 738 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_36_RNO 439 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_4_RNO 514 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[2] 847 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1421 981 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[6] 715 157
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_702 418 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[27] 743 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2099 595 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[4] 590 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_0[5] 694 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_7[6] 795 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[7] 620 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[8] 570 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[14] 604 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q 459 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIANGI[30] 645 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[19] 693 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[9] 849 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_979 730 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_0_sqmuxa 660 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_3_6_0_0_0 503 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_15_6_0_399_i_m4 504 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495[1] 483 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[9] 605 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[3] 1066 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1324 859 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825[3] 574 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[6] 730 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdTranPendReg 825 100
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[19] 915 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[29] 755 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value[0] 746 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[27] 512 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[30] 744 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_331_0 604 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 549 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[4] 621 207
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[21] 952 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_53 788 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_3_6_0_0 497 54
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTO1[1] 993 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_valid_RNIQHDF1 536 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[10] 426 129
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[3] 892 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/auto_out_d_ready 682 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_1 537 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIIBIR2[2] 1041 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[11] 698 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[19] 596 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_36 797 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 607 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[17] 466 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 778 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_2 575 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[3] 660 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_WSTRB_0_1[2] 621 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_debug_RNO 679 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 667 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[1] 671 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[22] 570 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1__RNIQ02E[10] 673 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[24] 711 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[23] 635 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[59] 793 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[1] 713 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST3/U0 695 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[30] 526 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[15] 575 30
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[26] 1030 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m12_0_x4_0_RNIALN9 379 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[6] 1063 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[3] 708 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[31] 462 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14] 621 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGF9FV1[1] 907 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[33] 845 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[5] 557 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[27] 466 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 813 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[48] 370 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_0[0] 738 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_631 484 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[29] 662 208
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[13] 418 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/U0 287 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt[1] 869 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[0] 1014 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[6] 1066 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[25] 732 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[16] 537 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[25] 725 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[43] 769 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[21] 548 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][4] 633 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_565 495 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1508_1_u_1_1 481 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_4_0_o2_0_1 497 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a2_1[6] 452 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_valid_d 567 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes27 623 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1389 633 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[19] 635 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_42 230 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_a2_0_0_0 431 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1[10] 786 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/RID[1] 873 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNICPUU[52] 871 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[2] 922 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1371 407 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_12 556 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_247[1] 552 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/U0 251 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[7] 470 193
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d104_0_0_RNIBLUI1 863 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm[0] 510 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[32] 683 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNI8PBG[8] 677 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[51] 748 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1] 819 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7[1] 731 180
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/masterRegAddrSel 881 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[2] 518 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIJTD67[25] 595 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[11] 508 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_m_i_a2_4 845 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[7] 643 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[5] 758 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[62] 846 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[29] 465 165
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[3] 440 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[46] 1025 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[3] 741 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[4] 498 105
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count20_i_m2 515 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/N_2030_i_i_o2 611 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1564 234 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST3/U0 953 69
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTO1[3] 987 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_2[0] 513 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[28] 649 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0] 645 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[31] 563 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[9] 525 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[40] 408 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[31] 569 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a2_2_RNO[6] 605 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNILG4N[14] 657 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[57] 746 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][13] 728 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[52] 862 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[20] 693 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[5] 794 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[48] 954 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[16] 484 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 1000 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[23] 542 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136_0_sqmuxa 652 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[25] 549 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIC1UR[16] 675 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[49] 598 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[1] 704 172
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[32] 768 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[7] 514 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[9] 657 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_6_0_m2[0] 743 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[1] 626 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[5] 716 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[0] 503 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_744_1.SUM_1[2] 570 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[22] 994 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[15] 601 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18] 727 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0] 554 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q 437 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[4] 543 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOH0C22[1] 765 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[16] 558 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[1] 694 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[18] 564 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST2/U0 222 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_m2[23] 647 57
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[13] 932 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1583_6 692 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[12] 784 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[17] 414 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common_1 634 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIE3UR[17] 630 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[22] 654 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[5] 559 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[21] 549 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[50] 602 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_m7_i_m2_i_m6_0_m2[10] 382 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[4] 557 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_valid_miss_0_0_RNI96OU 633 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[29] 788 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[25] 749 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[7] 646 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[56] 843 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[29] 712 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_470 870 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNISISH2[19] 477 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[2] 697 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 609 114
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count20_i_m2_RNIC1CO 506 102
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[0] 424 9
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[53] 960 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST3/U0 656 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[31] 670 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[2] 687 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_1_0[0] 736 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[28] 759 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_201 609 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_427 437 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[10] 1066 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[12] 511 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNII5V35[21] 478 156
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[0] 900 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI8AC71[26] 514 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[21] 485 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[1] 1039 96
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2] 1011 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[35] 990 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[44] 935 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 616 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_161[8] 501 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGFI0R2[0] 1041 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[32] 1013 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[1] 1063 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_26 494 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[30] 932 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_1[4] 596 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[29] 750 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_552 405 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[7] 802 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_tselect 662 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_170 703 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[7] 705 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[3] 725 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_8 550 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[9] 665 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[49] 738 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15[5] 559 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[28] 995 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIIV0V[7] 673 159
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK 406 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[0] 588 210
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[25] 535 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[5] 732 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2_3[0] 705 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count[5] 450 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[42] 985 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[23] 832 115
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[15] 844 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[6] 540 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[37] 904 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[17] 1022 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[2] 1020 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[7] 555 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.SUM[2] 732 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 819 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[28] 430 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_0_0_sqmuxa_RNI44RK 396 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[6] 551 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_15 503 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1284 867 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[1] 767 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/full 604 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[56] 732 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_RNO[8] 674 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_697 393 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_796 741 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[0] 725 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[25] 706 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[8] 633 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[4] 538 36
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_s0_0_a2 998 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1125 709 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][26] 679 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[23] 382 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_0[48] 922 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7_1[11] 692 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_4_1 598 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[2] 668 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[54] 648 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa 933 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[0] 941 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICQJ2T2[0] 764 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_473 624 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[0] 569 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[2] 727 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1545[1] 681 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[12] 570 202
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[27] 458 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[2] 1029 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[31] 471 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i_o2_0_0[9] 407 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/_T_28 718 105
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I5 977 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[27] 954 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[45] 996 102
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_u_1_1[7] 993 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[20] 629 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_767 647 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_602 639 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_a2_9_0 850 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[15] 724 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[5] 537 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_15[8] 780 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_3_i_0_0_a2 442 105
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[12] 952 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_448_0_sqmuxa 645 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_0[1] 529 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[5] 757 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_869 358 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[46] 439 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[28] 668 210
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[8] 551 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[31] 508 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[32] 650 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[9] 521 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m[4] 390 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[6] 621 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claimer_m4_e_1 609 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[18] 946 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[44] 658 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[28] 692 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[4] 476 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[2] 786 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[5] 722 165
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4 443 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[4] 765 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[30] 710 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[9] 522 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[5] 677 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST2/U0 221 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[41] 799 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[3] 558 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[4] 597 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[36] 405 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[26] 720 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[19] 878 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[22] 542 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[2] 653 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] 537 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[15] 425 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.SUM_1[3] 734 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[10] 1087 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[3] 1034 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST1/U0 563 141
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK 386 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_865 398 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[10] 1061 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_RNO[2] 847 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[5] 657 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count[1] 446 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[16] 432 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[39] 968 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q 466 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[12] 553 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_695_1 536 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[29] 540 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_d_i_0_0_o2_1[0] 420 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825[0] 573 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_3 538 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[19] 715 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[2] 676 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_RNO[65] 457 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[30] 517 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[16] 706 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 610 61
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1261 147 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[7] 679 34
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_0_sqmuxa_2_d 406 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[0] 396 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[2] 797 109
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_23 929 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[47] 1009 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_d[0] 488 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_195 568 99
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_ss3_0_o2 538 96
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK 441 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[23] 983 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[4] 750 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_6_1 597 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[22] 672 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIEV7G 496 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[17] 978 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value[2] 776 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_2 490 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[39] 371 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[8] 710 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_6 705 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[15] 982 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[4] 622 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211_RNIMQ6C1[2] 550 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNO[5] 528 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[82] 677 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[17] 666 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[6] 528 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3] 506 52
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2_RNO_0[4] 443 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[47] 929 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_35 548 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[38] 778 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[41] 653 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a2_0_RNO_0[7] 608 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[36] 990 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[57] 462 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[6] 752 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[24] 661 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30] 513 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/un2__T_1630 698 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[13] 706 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_13_0_0[0] 752 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511[2] 642 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[15] 968 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[31] 723 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[5] 693 201
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[13] 958 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[31] 970 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[31] 395 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[15] 656 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[20] 677 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_0 442 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_161[0] 518 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_3[1] 682 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[0] 598 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[10] 630 105
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/masterDataInProg[0] 529 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[45] 430 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_0_a3[7] 867 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 599 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[47] 418 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_wxd 514 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[8] 402 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[5] 678 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[26] 680 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[2] 385 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/auto_out_a_valid 632 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[8] 693 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[30] 630 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[16] 1063 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1065_1 548 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIALSU[42] 988 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[3] 651 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[7] 544 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[63] 1045 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[1] 405 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_379 550 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNI2JBG[5] 691 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_10 659 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[15] 733 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[18] 491 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[7] 391 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[56] 1049 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[6] 699 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[1] 506 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[44] 957 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[50] 826 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[3] 798 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[10] 430 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_8 707 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[7] 564 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/BRESPOut_1_0_a2[1] 768 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[6] 734 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI114P[7] 501 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[20] 525 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[28] 403 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[50] 817 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_0 539 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1417 598 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_2 497 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d104_i_0_0_0_o2 458 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[20] 591 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNI6HMJ3 502 156
set_location CoreTimer_1_inst_0/CoreTimer_1_0/OneShotClr_1 912 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[61] 453 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1498 250 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[6] 684 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqValidReg_RNO 423 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[23] 674 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_bits_size[1] 543 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1418 150 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[27] 899 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_12 322 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[43] 790 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIT1DE 1028 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[31] 496 184
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[8] 927 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1211 544 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[47] 789 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1331 364 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_10_iv_RNO[3] 674 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/do_enq 597 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[30] 877 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[47] 907 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_3_0_a2_0[0] 735 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_71_0_a4 527 210
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_1[1] 694 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20] 526 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[50] 433 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[31] 946 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[3] 606 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_333 754 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIFJF51[24] 687 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_65 529 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI71K01[7] 571 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJKSGB1[1] 774 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[27] 465 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[30] 719 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[11] 756 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[16] 541 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[0] 726 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[27] 682 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[2] 782 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[33] 629 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_4_0_m4[2] 609 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[7] 670 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2228_NE_0 500 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7_0[1] 598 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 600 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[8] 687 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[7] 499 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[16] 661 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 996 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[1] 648 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_Z[0] 550 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tl_out_a_bits_param_i_a2[1] 593 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_6[1] 522 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_695_4 527 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 716 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_6_RNO_0 632 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[6] 686 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[16] 523 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4_1 417 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[5] 706 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[2] 861 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[62] 761 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_779 659 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[16] 490 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 614 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[58] 950 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[14] 654 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[8] 610 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[102] 613 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[50] 489 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[9] 400 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[3] 614 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_RNO[0] 777 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[40] 359 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[5] 567 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[2] 569 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[5] 715 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_397 594 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[26] 1039 100
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[5] 546 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_0_1[0] 406 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_714 762 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram2_[1] 963 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[13] 839 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[20] 548 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[24] 543 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_o2[0] 653 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_558[2] 679 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[1] 652 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[3] 1063 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_6_sqmuxa_1_0 368 108
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_o2_0[1] 447 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[22] 520 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa 442 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[20] 413 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_16_0_0_0[0] 773 171
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[12] 932 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_31_6_0_245_i_m4 513 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 706 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[12] 654 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIILHU[20] 531 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[10] 724 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[29] 591 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[6] 542 55
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK 405 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[27] 948 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_2_535_0 693 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[25] 545 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI754H[5] 732 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_d_i_0_0_a2_0[0] 421 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457[1] 728 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][6] 665 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[22] 560 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 1047 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[0] 404 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[6] 527 156
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo7_0_0 426 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[0] 670 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_o2_0 419 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.awe1 670 138
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[6] 497 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[9] 869 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][27] 645 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[2] 701 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBWrDoneReg 813 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[4] 563 31
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[28] 1034 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_441_2 629 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[7] 671 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[1] 1036 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[5] 714 52
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHSIZE_Z[0] 493 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 546 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a3_0_1_RNIFUFO 883 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_0 523 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[31] 551 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][1] 747 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[40] 513 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1292 470 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[25] 1046 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1023 718 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[18] 891 157
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[20] 414 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[2] 605 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[5] 856 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[25] 623 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 772 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][2] 598 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[1] 781 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[2] 732 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[5] 546 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 616 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_5_6_0_559_i_m4 512 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[42] 654 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 686 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIISIO[23] 655 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.awe0 662 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNILND51[18] 664 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][10] 652 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[7] 543 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[21] 698 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] 624 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_609 359 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_o3_1 897 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[22] 739 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHBURST_Z[2] 510 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[3] 591 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[2] 614 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[31] 755 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[1] 508 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[30] 656 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a3_0_1 710 198
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO[6] 991 75
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[11] 985 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[29] 514 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[48] 786 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[55] 549 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_nss_i_i_o2[0] 465 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[21] 566 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST3/U0 589 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_76 459 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[2] 657 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[5] 824 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[3] 394 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_5_1 559 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53421_RNITFRA6 553 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[30] 669 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[32] 1062 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[44] 507 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1826 570 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt[1] 422 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/U0 379 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[56] 772 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_i_0 461 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST4/U0 1000 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[23] 526 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[6] 647 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[28] 418 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[19] 885 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[3] 613 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[25] 699 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_o2 910 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[44] 443 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/auto_m2 614 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[54] 382 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_RNIHC5J[0] 515 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_522 832 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[10] 1028 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[17] 528 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1_sqmuxa_2 669 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[7] 700 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d28_0 897 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[3] 677 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_63 995 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[25] 732 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[7] 648 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[46] 442 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNINQGU[17] 555 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI2DOJ[14] 696 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1579 1005 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[16] 607 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][0] 569 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/_m1_e_0 644 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[1] 626 31
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1248 404 63
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK 404 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[19] 597 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe5 832 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[16] 575 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[35] 615 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_8_0 449 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/requestAIO_0_0 647 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_165 464 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[4] 493 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[21] 826 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_10[2] 405 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[38] 636 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_0 558 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[58] 973 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[19] 671 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_713_3 535 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_853 623 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[5] 731 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[23] 810 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[3] 549 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[2] 560 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/BIDOut_cZ[1] 559 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[20] 748 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[48] 539 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[3] 1007 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[30] 626 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[48] 767 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[63] 538 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_258 843 81
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_i_RNO 970 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[0] 615 105
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/un1_CUARTIIII_1 945 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/U0 252 72
set_location CoreTimer_1_inst_0/CoreTimer_1_0/p_NextCountPulseComb.un1_NextCountPulse63_0_a2 887 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_869 507 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[26] 1039 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[62] 533 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[13] 1047 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[57] 458 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[62] 880 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[0] 722 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[6] 714 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[37] 872 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_570 871 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[15] 643 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[0] 538 211
set_location CoreTimer_0_inst_0/CoreTimer_0_0/LoadEn 965 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[20] 681 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO_1 547 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_689_5 515 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[15] 967 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIEPSU[44] 925 117
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[4] 547 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIE4NE8[31] 513 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[0] 595 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[20] 714 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[2] 454 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_valid 693 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[1] 588 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[21] 642 207
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/d_masterRegAddrSel_i_0 485 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[26] 528 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[22] 680 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/id_bypass_src_0_0 526 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8NDRS2[0] 1034 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[0] 597 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[5] 660 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[22] 742 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[2] 403 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[3] 611 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut[3] 633 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[25] 630 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[11] 657 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_164 204 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[55] 933 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[0] 549 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNID1KH[14] 680 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[1] 987 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[6] 521 187
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_894 798 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_RNO[29] 730 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[17] 597 129
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HWRITE_d 519 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[4] 544 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[11] 696 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1370 331 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1632.ALTB[0] 718 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[18] 721 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_3 549 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag[5] 589 166
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[4] 832 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[2] 675 202
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1056 156 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI9NFK[27] 526 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[27] 667 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[2] 1023 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[60] 933 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[23] 478 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_850 563 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[2] 601 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[0] 637 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1541lto1_i_o3 680 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i_a4_i_i_a2_1_RNIL1T71 838 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[15] 426 124
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[13] 512 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 553 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_214_5 657 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[29] 436 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][1] 751 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[53] 523 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[2] 509 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[5] 880 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe0 612 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[51] 966 139
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1114 978 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][43] 727 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[17] 936 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[8] 679 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[18] 557 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[23] 524 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[6] 695 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[22] 573 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI93E19[27] 477 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[38] 905 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[3] 554 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIAICI[29] 754 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690_2_0_a2_0 496 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNO[4] 535 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_a2_2 495 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[10] 649 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[9] 559 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[0] 626 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[20] 593 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[35] 958 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[30] 492 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[38] 489 49
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[20] 864 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][48] 730 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][27] 660 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[72] 746 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[2] 498 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_267 669 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i_a4_i_i_o2 837 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[4] 707 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[48] 675 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[0] 405 181
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[27] 760 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_305 817 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_27_0[0] 772 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[2] 720 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNINBKK[7] 551 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_378 310 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[18] 683 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_609_2.SUM[0] 621 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_11 500 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_282 622 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[28] 994 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_17 417 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[61] 890 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[12] 661 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[2] 479 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[1] 789 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_871 238 90
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_m3[2] 425 12
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0_1[1] 907 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_RNO[31] 755 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause_4[3] 608 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST1/U0 985 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_956 821 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/auto_out_d_ready 660 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_2_RNIB8TU1 909 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[23] 479 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[26] 540 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0[21] 626 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m58_0_m2 596 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[12] 592 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[29] 754 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[1] 599 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1491 444 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[1] 1012 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[6] 394 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 745 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[7] 696 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1411 458 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[5] 807 103
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[13] 842 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[57] 817 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[55] 1028 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKB1FV1[1] 1040 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[16] 1052 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0[4] 700 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[14] 661 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST4/U0 735 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[15] 516 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_4[2] 404 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_1_sqmuxa 933 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m3_2_03 766 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_33 524 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1314 440 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[22] 803 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICLFR12[1] 827 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[11] 633 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 594 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[9] 641 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0_a3[38] 622 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIKUT21[2] 642 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI7NU31[2] 645 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][0] 656 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[33] 495 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[18] 682 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[8] 637 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[53] 792 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[29] 660 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_m2_e_3 420 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3207 691 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_jalr 542 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[17] 600 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[64] 707 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[27] 459 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[19] 876 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[13] 654 208
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[25] 575 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[4] 754 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 609 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_856 637 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[24] 363 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][4] 538 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[2] 590 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[14] 611 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_38_RNO 458 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[59] 1046 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_o2[0] 603 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_255 536 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1936 550 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_aw_ready 539 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[3] 1024 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[28] 748 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[54] 754 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_mask[0] 446 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1195_0_o2 503 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[17] 695 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdDone 923 103
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[12] 859 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[12] 551 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 758 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[8] 697 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[1] 654 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 888 154
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[2] 976 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[63] 755 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[27] 891 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKDVQ12[1] 763 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_36 463 165
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_0_sqmuxa 429 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_d_ready_c_RNI04511 603 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1341 417 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[9] 746 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_161[13] 491 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST2/U0 599 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m34_0_a3 496 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[42] 506 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[7] 644 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 537 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[6] 497 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][1] 520 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a3_RNO 885 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[53] 732 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[22] 478 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_491 715 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST4/U0 599 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1293 264 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_req_addr_11_i_m2_cZ[1] 594 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_hit_state_state_2[1] 610 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_3015_or_0 675 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[21] 710 190
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0_1[0] 908 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[2] 818 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 600 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[1] 469 193
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[25] 1050 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_6 604 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_jal_RNO 548 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[6] 654 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_25_RNO 663 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[2] 713 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[23] 701 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[7] 721 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1443 487 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[13] 1046 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[21] 1051 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[58] 970 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBErrorReg_d22 601 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_4_RNO_3 532 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[7] 630 31
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/U0 394 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[27] 486 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 662 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[3] 603 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[3] 418 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[13] 659 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[8] 660 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_15_RNO 503 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_960 417 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_ex_0_RNO_1 614 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_152 467 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[2] 630 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/N_2083_i_0_o2 686 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[8] 476 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 593 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[3] 568 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[25] 551 210
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_753 694 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIQ3EI[30] 751 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[12] 721 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[12] 662 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[22] 552 184
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt_RNIQ5064[8] 476 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1_1[17] 518 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_1[32] 394 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[28] 617 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_1_3 634 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1] 1068 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe6 813 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_20 632 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[28] 992 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d84_i_0 872 99
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_o2[1] 453 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNITOG31[5] 561 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[6] 536 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[24] 695 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19] 491 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_4[6] 568 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[22] 640 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[21] 614 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[15] 545 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][0] 509 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_csr[1] 546 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[2] 639 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_15_sqmuxa 932 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[9] 475 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][10] 564 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690_2_0_a2_0_7 502 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[7] 679 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1460 432 90
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[7] 976 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[18] 445 183
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i 997 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_100 596 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_14 478 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123_1_RNIQ21M 416 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[13] 597 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[13] 490 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[14] 562 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[16] 643 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_replayc 566 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 573 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[48] 454 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.SUM[3] 619 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_17_0_m2[0] 770 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/value 731 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1539 669 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[1] 557 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[9] 553 37
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[25] 472 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2] 877 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_571_RNINGQD 600 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7[2] 721 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_11_i_i_0_0 426 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/do_deq_1 608 132
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_1[0] 442 6
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR[30] 484 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_18 406 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[0] 780 97
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[4] 916 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[29] 659 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.SUM[3] 742 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[50] 881 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[22] 682 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_13 502 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[6] 537 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[24] 1037 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI5PJH[10] 666 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNI1NBP 1027 96
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[27] 954 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[6] 632 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[2] 561 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i_o3_RNI2JO41[77] 644 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIER12R2[0] 839 141
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK 401 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[21] 694 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[8] 918 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13] 514 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2262[0] 695 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[7] 658 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[41] 638 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[38] 572 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 933 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31] 513 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 970 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[4] 522 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_d_i_m2[2] 524 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[9] 766 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_993 661 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[21] 437 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25] 454 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[35] 988 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[25] 680 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[8] 676 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[52] 771 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_13 487 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI0DQJ[22] 677 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[7] 565 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNINRLU[2] 662 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_2[29] 616 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[19] 572 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[19] 880 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/auto_out_a_bits_opcode_i_0_i_a3_0[0] 592 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[20] 693 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[5] 643 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_25[1] 619 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[4] 864 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_121 594 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[17] 610 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIVBNK[2] 542 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[7] 718 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[48] 567 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_878[3] 512 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[5] 799 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[4] 688 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m64_0_a3 539 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[17] 973 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_5 477 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[29] 902 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[0] 550 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[17] 552 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_2 418 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[2] 654 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[14] 702 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1415[0] 463 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1195 477 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[6] 541 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1115 704 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[29] 657 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.SUM[3] 685 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[39] 989 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[33] 720 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[62] 843 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[35] 984 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIEJFV[23] 594 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_228 286 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[3] 757 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364[37] 694 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[31] 560 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[44] 428 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[44] 645 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1330 874 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[1] 617 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 731 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[12] 507 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[35] 559 126
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[8] 853 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[62] 671 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[30] 629 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIOAJJ[13] 648 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[1] 901 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[2] 625 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_22_sqmuxa 915 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/ma_ld_array[5] 632 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ5MPB1[1] 1040 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[6] 712 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[10] 766 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[43] 877 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claimer_0_2 611 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[14] 709 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[21] 651 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[1] 693 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_2_RNIN79TR 623 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[55] 777 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[28] 456 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[18] 487 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 656 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[25] 454 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[18] 489 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[24] 658 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[8] 514 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[6] 777 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_28_NE 769 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1235 484 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[5] 723 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[31] 632 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[14] 742 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[13] 1045 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[4] 624 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[0] 408 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[42] 413 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[29] 685 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[4] 681 132
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[27] 973 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[18] 825 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[9] 920 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[14] 465 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5] 460 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s0_clk_en 622 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[5] 454 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_1_sqmuxa_0_0 464 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[24] 594 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[8] 570 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_250 426 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[3] 598 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[2] 694 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[21] 690 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_bits_size[2] 509 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_pc_valid 572 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_193 716 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] 766 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state[0] 601 97
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3] 953 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2172[1] 671 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_83 648 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[6] 609 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[14] 747 195
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK 417 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_ex_0_RNO 573 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_666 1006 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m224_6_03_3_1 622 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIPM6N[25] 689 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_4[6] 771 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[0] 461 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_478 227 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[36] 803 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[55] 776 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][1] 615 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[24] 535 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_820 603 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[7] 534 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[19] 502 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_27_6_0_0_0 498 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_273[1] 647 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe1 548 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_169 404 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_1_sqmuxa 457 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[1] 1040 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[14] 610 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS9BI12[1] 1032 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[17] 562 171
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_6 441 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[21] 798 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[0] 699 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_2[4] 631 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 759 105
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0_a3_0_0[1] 904 84
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[2] 598 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[31] 705 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[5] 873 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 562 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[3] 1007 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AHBRdDone_d_0_sqmuxa_1_i_i_0 914 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2 618 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[2] 567 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_568 473 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 674 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 613 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_killd_2 567 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[6] 609 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1362 681 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_61 536 207
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[24] 986 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[2] 767 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[5] 657 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7[0] 725 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[3] 574 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[21] 474 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[35] 469 124
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[17] 505 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[31] 599 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[1] 657 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[2] 1062 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt[3] 468 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[58] 969 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[23] 967 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[6] 560 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_r 616 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1612 252 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[20] 756 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2205_3 520 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0[1] 526 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_22 489 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[32] 981 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[27] 710 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_30 397 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_857 488 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2169 512 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[0] 821 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[7] 552 31
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/U0 278 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0[1] 567 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_RNI5F4D1 610 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11] 622 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[1] 666 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][2] 591 136
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[20] 966 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_64 461 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[0] 563 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_926 789 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_1.CO1 918 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[24] 549 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[48] 765 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[0] 634 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_28 600 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[0] 629 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[14] 495 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[42] 894 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[0] 695 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[9] 863 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_305_1_7 682 111
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[7] 847 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AHBWrDone_d_0_sqmuxa_i_i 839 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[5] 733 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[4] 689 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[27] 568 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[0] 702 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[23] 712 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[10] 675 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][0] 741 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[0] 767 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIU8OJ[12] 641 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[4] 592 73
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[34] 999 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[106] 687 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[29] 727 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[60] 977 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[8] 464 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1477 609 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[10] 765 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[0] 671 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1478 890 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_4 896 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[11] 532 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[6] 513 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_xcpt 573 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2165 479 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_3_0_m2[0] 743 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_2_i_0 704 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[17] 569 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 685 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNI5AMRQ[5] 620 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[6] 536 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[12] 652 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_error_0.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] 640 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[61] 897 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[17] 553 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST2/U0 707 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[2] 852 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[36] 994 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[1] 617 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_step 715 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_826 1038 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBWrTranPend_d2_0 805 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[5] 620 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[62] 490 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_661 984 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[30] 631 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1575 536 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[30] 611 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[49] 786 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[2] 1024 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_27_RNO_0 705 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[2] 617 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_a12_7_1[1] 716 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[10] 406 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[23] 674 181
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count20_i_0 513 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[11] 573 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI8AC71_1[26] 525 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[1] 1017 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0[3] 635 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_1[3] 510 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2_0[0] 956 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[5] 590 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNIQGCP 1016 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 690 70
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_225 363 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[8] 534 82
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/genblk1.RXRDY4 1001 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_115 794 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[31] 671 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[25] 526 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[57] 720 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_35 525 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[12] 491 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[3] 667 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[24] 549 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[21] 965 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[2] 794 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_456 724 141
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0_0[3] 949 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[20] 946 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/ma_st_array[5] 627 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[19] 864 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[41] 524 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[14] 1010 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO[1] 824 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[16] 551 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[7] 696 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[4] 533 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 766 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[29] 900 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][40] 662 112
set_location CoreTimer_0_inst_0/CoreTimer_0_0/LoadEnReg 965 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1256 228 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[0] 563 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_xcpt_interrupt_r 564 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[18] 942 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__GEN_281 463 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_20 405 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_0_sqmuxa 683 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_m2_e 613 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[19] 566 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[38] 928 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[26] 657 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[6] 606 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[43] 791 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[4] 663 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2167_cZ[0] 670 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_935 167 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 596 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[51] 945 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[12] 485 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_2638_0 569 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 966 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[3] 644 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_uncached_1_i_0_0_o3 590 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[0] 1067 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIO5P35[17] 476 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 919 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_sn_m4 687 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_10_RNO 652 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[19] 694 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 572 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[14] 641 85
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[23] 860 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m53_i_m2 598 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBWrTranPendReg 471 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[12] 478 168
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0 992 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_0[10] 931 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[13] 777 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[22] 498 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[17] 675 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[22] 521 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[38] 925 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[97] 774 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[6] 697 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[23] 656 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1272 740 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/do_deq_1 708 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[13] 879 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[6] 365 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[1] 1008 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[3] 485 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIG5UR[18] 624 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[4] 607 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[19] 390 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[5] 838 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[25] 537 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][2] 736 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[15] 487 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[4] 570 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[16] 477 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__en[1] 535 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[28] 447 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_57 260 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user[2] 522 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.SUM[0] 705 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIHQ891_0[8] 550 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1013 684 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/U0 741 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[50] 872 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[23] 726 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRCR942[2] 764 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[8] 520 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[37] 770 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i_a2_1[9] 397 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_speculative_5_u 702 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[17] 981 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[8] 698 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[13] 432 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1467 601 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[5] 823 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/da_last 680 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[54] 787 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691[0] 696 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[56] 606 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero 939 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[36] 370 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_777_0 684 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[20] 456 183
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[2] 492 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_jal 548 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_993_1 666 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[6] 670 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_1[0] 611 108
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[29] 953 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_2[10] 421 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full_RNO 601 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_req_addr_11_i_m2_cZ[0] 591 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[1] 547 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 1024 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][5] 537 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[28] 775 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_700_6 537 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_30 559 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[0] 818 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[12] 600 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/beatsDO_1_0_sqmuxa 706 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[6] 729 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[1] 748 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_1[4] 539 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[13] 562 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_256 248 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_20_6_0_a3_0_0_a3_1 480 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[22] 743 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[21] 563 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/neg_out_7_iv 456 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[5] 548 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_1_3 571 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[1] 477 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[5] 872 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 637 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15_2[5] 635 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[93] 768 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[26] 980 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[26] 545 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/io_output_reset_0_a2 443 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/skipOpReg_RNIVSV21 430 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[30] 761 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_2[16] 381 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2233_1 490 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1017 522 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[9] 711 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1549 458 69
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRSH 415 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[0] 756 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI534H[4] 740 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[6] 703 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[0] 556 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_2_03_1_0 490 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0_1[0] 681 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[16] 741 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[0] 819 106
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[7] 857 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIBD1P[18] 564 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[10] 489 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_0_sqmuxa_0 652 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[2] 438 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_912_0_i_o2_0_a2 619 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 696 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[22] 729 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][1] 650 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[9] 754 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[50] 873 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_5 548 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[35] 961 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0_1[4] 538 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[5] 561 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[1] 717 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[27] 469 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/IDReg[2] 764 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 557 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[40] 910 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_RNI4DIL[1] 525 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_755_RNIUQMD 603 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[8] 887 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_1_d_ready_0_0 513 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d8 788 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[17] 673 96
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[0] 529 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[22] 466 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 561 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0[2] 844 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[4] 459 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[3] 468 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNINGNAG 565 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_28 460 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[5] 635 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9_RNO[18] 658 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14] 504 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[3] 730 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[10] 614 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[56] 882 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/U0 706 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[1] 541 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 666 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[27] 711 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[15] 784 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[25] 948 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[5] 555 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_1_3 609 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[60] 970 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[55] 1062 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_2_6_0_0 493 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[22] 695 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0_RNIJR0Q6 647 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[14] 514 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[19] 692 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12] 728 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/advance_pstore1 650 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0[1] 516 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_a2_3 412 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[7] 650 31
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_39 540 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[30] 592 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_457_RNIDK3G[0] 561 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[43] 876 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNI2FQ42 538 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[20] 741 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNI8T6RD1 429 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value[2] 820 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_RNO[8] 422 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[19] 490 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[35] 1005 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[4] 758 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[5] 796 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[9] 857 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[21] 532 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST4/U0 665 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[13] 742 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[0] 571 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[7] 751 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[7] 668 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2Q23R2[2] 812 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[2] 1031 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1340 861 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_tlb_resp_cacheable 706 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][28] 680 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[99] 780 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[28] 694 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[1] 1066 121
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[19] 442 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_opcode[0] 518 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[29] 502 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_1[1] 692 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_220 655 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[8] 881 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63] 879 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 665 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_0[0] 527 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[2] 540 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[0] 702 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[16] 564 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_131 787 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[7] 746 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[14] 596 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[25] 779 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_one_beat_RNIJG9Q 674 204
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_13 930 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_source_Z[0] 560 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[24] 663 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO368R2[0] 1039 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_952 426 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[4] 539 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[25] 727 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[61] 892 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[4] 782 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_526 706 102
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[7] 913 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[9] 529 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_valid_pre_xcpt 623 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[9] 631 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[2] 715 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_0_a2_0 452 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1086 820 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[6] 713 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_2_i_i_a2_i_0 419 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_0 551 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/m0_2_03_3_0 779 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI8AC71_2[26] 524 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[60] 712 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[0] 510 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[32] 1060 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST1/U0 400 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[69] 560 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[33] 503 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram6_[0] 774 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_26 445 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[28] 986 148
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST1/U0 814 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[10] 571 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[4] 538 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[8] 497 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[0] 529 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[6] 1072 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[1] 1079 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[6] 669 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[2] 632 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOF76T2[2] 800 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[4] 722 78
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK 416 21
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[14] 847 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[91] 755 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[24] 620 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[10] 403 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[14] 527 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[43] 430 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[28] 498 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1438 898 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[62] 862 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1_3 640 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[3] 778 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[0] 670 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[36] 389 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[19] 865 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST1/U0 809 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1153 681 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[7] 664 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[63] 905 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2139_RNIJ96H 681 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_827 860 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 671 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[1] 626 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[53] 460 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[54] 748 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][2] 621 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[6] 1031 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[16] 602 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_1_sqmuxa 781 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 692 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/U0 429 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[26] 1019 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[2] 552 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[3] 663 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[14] 1011 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7N8EB1[1] 969 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[0] 503 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_687_3 514 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[22] 677 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[6] 698 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction[4] 408 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[9] 735 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 1044 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause[1] 662 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[22] 740 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[16] 1019 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[3] 680 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_3[4] 541 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO_1 522 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[16] 437 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[9] 594 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 754 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_13_RNO_0 699 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[37] 487 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0[1] 564 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[16] 1001 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[6] 609 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIJNLU[0] 664 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[49] 456 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_ren_2_i_i 623 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[22] 711 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[1] 613 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_1 604 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[29] 743 87
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l[3] 953 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[48] 371 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[4] 598 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[0] 700 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[4] 566 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 560 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[17] 695 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[12] 644 169
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMCurrentState_RNO 471 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1575_0 533 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIRS0P[10] 498 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_bits_size[1] 508 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[13] 467 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[51] 888 139
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[3] 524 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[5] 569 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[73] 702 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[7] 808 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_903 873 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[5] 646 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[0] 496 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2_0[3] 675 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_0_sqmuxa_0 646 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[3] 669 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[1] 545 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[28] 668 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[20] 550 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe1 858 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[11] 1021 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI5F9P[51] 486 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[3] 1026 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_214_1_sqmuxa 621 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[9] 632 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_758 275 96
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[8] 958 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[23] 477 168
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[23] 860 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.SUM[0] 722 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[8] 462 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST2/U0 222 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/blockUncachedGrant_6_0_i_a3_RNIV6R31 616 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[11] 425 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[1] 533 210
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1306 338 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_bits_size[2] 540 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m2_1[30] 713 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[10] 626 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIQNHS[15] 660 159
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS[4] 899 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[49] 795 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[3] 645 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[9] 429 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__GEN_280_3 477 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[57] 741 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_426 402 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0[0] 692 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_0_sqmuxa_3 482 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[14] 436 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_9 476 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI9PU31[3] 601 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[22] 539 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_tag[5] 541 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/m_interrupts[11] 648 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST3/U0 919 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[24] 483 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f1_1_0_0_a2[1] 839 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1232 885 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[7] 697 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[43] 703 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_6_RNO[4] 645 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 916 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[42] 790 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag_11[5] 589 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[13] 568 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[30] 575 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1273 488 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[6] 616 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[6] 570 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[3] 703 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[39] 754 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[57] 796 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[6] 459 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[9] 499 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[24] 683 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_4_0_m2[0] 736 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[0] 401 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2] 1002 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[4] 743 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[3] 662 34
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[11] 850 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[21] 705 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[1] 634 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_93 813 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[6] 644 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_wxd 520 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[46] 423 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][13] 547 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[9] 697 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIG5C5Q2[0] 1038 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[6] 1004 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_GEN_5_1_f1[1] 665 132
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK 415 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[19] 557 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIVU7LG 574 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[20] 419 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[13] 574 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/U0 600 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[5] 589 73
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a2 431 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[13] 588 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIL2J17[28] 512 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_0_0[0] 870 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[31] 590 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[3] 453 159
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[14] 948 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_513 699 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 691 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[10] 626 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_775 604 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/RID[0] 864 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 917 151
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/un1_CUARTI1130_1 985 75
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[1] 914 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1827_1.CO2 595 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[12] 504 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[1] 1030 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_459 867 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user[2] 594 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[16] 511 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq_0 691 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[29] 749 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1358 873 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[25] 536 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_opcode[2] 520 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEN7J12[1] 764 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[33] 997 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[31] 682 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1615.ALTB[0] 683 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO_4 610 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[30] 658 105
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_0_sqmuxa_0_a2 1009 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe1 729 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/U0 393 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[17] 489 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[50] 803 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[25] 713 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_392 376 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[22] 795 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[5] 503 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[18] 890 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_5_sqmuxa_3_0_a2_i_o6_0_o2_s 395 111
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[24] 986 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[9] 628 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[15] 646 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[1] 1014 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_630 1035 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_uncached_2_i_0_i_a3 598 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[21] 710 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_641 613 130
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[0] 856 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_i_o2_0[3] 466 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[5] 723 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[13] 435 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0_[0] 715 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[18] 753 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/value_1 709 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI9H7P[44] 486 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][59] 642 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[51] 942 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIO3FI[28] 695 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[5] 811 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[48] 434 133
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_iv_2 886 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIBANP[26] 549 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 610 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][56] 602 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[7] 710 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a3 834 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_1[4] 599 54
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_2 988 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[9] 554 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[7] 698 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2764[3] 700 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/N_1888_2_i 621 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[1] 766 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[0] 817 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[6] 480 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[5] 601 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_2 413 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[13] 601 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[27] 570 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[20] 716 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_226 850 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIC3431[7] 508 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[24] 458 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI3QGL[31] 672 57
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[1] 647 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[29] 958 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ_4[10] 925 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[4] 951 124
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0[1] 907 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_RNIGM9H1[0] 454 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNI3QHR1 534 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[61] 864 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIV23P[21] 462 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][1] 728 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[60] 975 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIJ6FH5[0] 549 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][0] 561 82
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1 914 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[55] 1073 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI2S1E[7] 688 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_xcpt_interrupt 569 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa_RNIVE61V 417 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[61] 643 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 615 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[15] 457 193
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0Il_1_sqmuxa_0_a2 984 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[0] 998 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_RNI2IVG1[6] 828 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full_RNO 716 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[21] 560 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[14] 1024 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[37] 575 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[9] 860 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI7H9P[52] 484 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[30] 889 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[34] 601 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[4] 689 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[29] 746 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNI32N5U[13] 379 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNIB5V05 657 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[62] 474 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_29_RNO 511 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[28] 649 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9] 458 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[0] 524 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[34] 661 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[5] 514 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 597 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q 446 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_opcode_Z[0] 519 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1175 863 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[19] 693 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[24] 1006 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[21] 653 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/_T_22_0 605 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[16] 554 117
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[28] 993 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__en[0] 537 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[17] 526 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[51] 959 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[25] 774 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[4] 619 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[26] 533 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[29] 541 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[27] 722 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[5] 706 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[29] 756 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[28] 681 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[40] 415 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[13] 507 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0[20] 648 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[46] 642 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST1/U0 863 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f1_2_RNO_0[1] 864 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[39] 986 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[6] 538 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[1] 551 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGB13T2[0] 993 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[24] 731 186
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[27] 971 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[36] 496 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[7] 701 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[39] 371 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[1] 520 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[57] 651 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNITVV21[2] 700 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[68] 644 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[23] 528 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[7] 561 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/ram[0][2] 572 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[7] 805 97
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[16] 513 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[57] 493 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[6] 675 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[51] 952 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO_0[10] 483 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[16] 513 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNI01BS[1] 966 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2_1[1] 635 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST3/U0 983 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[11] 611 27
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1055 551 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_28_RNO 649 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[28] 720 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_10 494 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2_3_RNIDV9J3 588 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[17] 362 129
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[24] 668 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/full_RNO 526 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[10] 797 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[2] 650 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_26_sqmuxa_2 417 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 972 151
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_iv_5 885 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[24] 729 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_180_1_5 750 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm_RNIGKTP[0] 485 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[12] 620 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_612 655 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[52] 859 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[2] 634 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIFJ3P[29] 534 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_ebreakm 712 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m3 462 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[36] 908 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[22] 870 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_0[1] 691 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[16] 487 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[25] 533 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[1] 469 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIPK8H[7] 603 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[13] 989 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_i_0_a2_2[4] 444 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[34] 1000 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/RIDOut_cZ[2] 874 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[26] 529 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_170 864 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNISCBG[2] 686 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[24] 565 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[3] 690 153
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[2] 906 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a2_RNO_1 430 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[3] 618 90
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[12] 986 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[120] 616 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[63] 881 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[0] 1047 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[46] 429 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_608_2_0 645 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][5] 747 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1628 572 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_4 647 33
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[12] 957 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[27] 728 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIAIGO[10] 679 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[19] 877 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[1] 543 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[12] 482 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[34] 476 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_1_sqmuxa_5_i_0_0_o2 442 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_9_sqmuxa_0_a2_0_a2 684 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[5] 539 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48] 816 127
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[2] 905 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[29] 471 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_922 401 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[25] 670 103
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[7] 979 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[24] 620 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[34] 846 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[3] 817 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[4] 631 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[39] 1066 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1334 651 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO_0[0] 498 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[1] 986 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[14] 546 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[8] 886 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[21] 439 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[2] 566 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[2] 570 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 456 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[16] 725 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_298_6 635 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d28_0_0 417 108
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[9] 485 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[6] 606 196
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns_i_a3[3] 879 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[15] 643 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[23] 627 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[15] 640 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_0_sqmuxa_1_0 480 117
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[20] 939 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[39] 966 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[0] 635 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[3] 658 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[7] 362 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMV7LT2[2] 1031 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[18] 654 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_608_3_0 658 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 605 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[5] 837 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[10] 941 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[34] 867 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_0[2] 716 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[11] 706 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_544[1] 705 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[21] 936 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[34] 790 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause[0] 663 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_7[2] 558 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mie[11] 669 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[21] 563 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0_1[3] 525 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[0] 641 127
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[4] 962 76
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK 404 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[13] 665 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[9] 842 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNI66MDF[14] 418 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[4] 967 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_356_1[2] 603 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[2] 682 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[9] 606 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[56] 466 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_7_1 517 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI602E[9] 729 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe1 756 105
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[18] 613 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1623 699 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[6] 999 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3238_ae_st 625 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[50] 797 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1447 729 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_397 679 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 561 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ll_waddr[4] 485 192
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_RNI0G38[3] 880 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST2/U0 255 114
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_count_0_sqmuxa_1_3 414 6
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[2] 536 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_234 229 123
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[0] 446 9
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_197 476 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[0] 645 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_930 658 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[18] 510 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_279 487 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/un1_auto_in_a_bits_address_1 550 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[0] 542 46
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[16] 772 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 604 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[11] 1026 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0[32] 394 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][1] 573 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i_a4_i_i 836 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[6] 733 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_742[5] 591 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[24] 663 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[11] 492 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_53 791 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[6] 534 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_794 775 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBErrorReg_RNI4L2A1 486 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_replay 547 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/auto_in_a_ready 627 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[26] 531 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1233 381 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[48] 956 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[13] 775 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_553[0] 649 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[11] 397 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[7] 616 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 775 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[0] 484 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m210_6_03_3 622 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[17] 679 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18] 478 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_370 658 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[43] 847 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[6] 1059 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 861 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[15] 967 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[62] 540 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 628 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_728 194 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[23] 658 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[0] 1022 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_67 416 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_8 630 70
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/U0 371 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[10] 511 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[13] 573 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_972_1_1 500 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[51] 936 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[3] 825 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[31] 574 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[6] 510 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_a2_13 534 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[33] 751 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$ 404 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFK8PB1[1] 861 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[45] 545 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 544 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[20] 476 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[17] 458 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[3] 1024 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[13] 676 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 626 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 650 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_0 545 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_replay_r 571 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[59] 1045 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[8] 1016 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][42] 751 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[54] 552 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[40] 596 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8PNR12[1] 1030 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[0] 549 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[0] 589 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_1_5 704 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBWrDoneReg 512 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7_0[0] 612 90
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[27] 814 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[17] 601 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[15] 399 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[6] 660 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz 521 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_8 530 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[2] 783 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[9] 728 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[30] 693 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609[0] 565 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_3_RNO 490 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[12] 476 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[15] 438 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841_1_0 514 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[7] 513 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_4_0_m4[3] 603 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[7] 721 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1286 330 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[36] 992 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[20] 651 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_6[20] 647 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[3] 495 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[17] 464 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST4/U0 596 123
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_6 440 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1593[1] 686 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1242 857 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 675 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_2 667 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI1RFUB[15] 489 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[28] 478 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[4] 642 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[62] 754 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_1_1_i_1[6] 865 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[59] 976 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1100 962 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[0] 592 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1[23] 611 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 609 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST4/U0 765 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[19] 671 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_192 454 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.SUM[1] 623 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[49] 719 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[15] 401 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1073 436 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_591 1008 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[9] 530 82
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[9] 880 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[17] 670 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[13] 497 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIGGF3F[0] 382 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_o2_0[0] 404 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_429 983 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[22] 726 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[41] 404 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_1[10] 958 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[3] 676 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[2] 699 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_921 608 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_694 379 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[15] 744 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[12] 640 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[65] 645 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[52] 802 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_13_6_0_377_i_m4 496 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[29] 858 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[37] 1003 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[23] 725 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[20] 483 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_453 938 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[4] 545 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_xcpt_ae_inst 589 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[6] 612 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/IDReg_d[1] 504 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[59] 542 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[3] 651 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2257[4] 693 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[55] 571 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[11] 962 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[7] 634 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/d_first_1 715 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[10] 1021 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[5] 701 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[5] 555 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[3] 600 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 627 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[55] 1073 142
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[0] 969 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[31] 478 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[22] 524 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[4] 610 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[2] 609 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0_a3[40] 593 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[48] 948 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_0 520 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[3] 510 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa 912 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[26] 529 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[2] 560 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_bypass_1 531 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.awe1_0_a2 629 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[28] 1017 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[105] 779 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI7N4H[2] 685 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIMAQH2[14] 501 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_989 394 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[7] 560 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[3] 574 181
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d98_i_0_o3 809 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[12] 552 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[14] 534 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/U0 335 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[18] 704 75
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[22] 473 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[52] 460 124
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_s2_0_a2 1000 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[14] 588 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/U0 635 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[49] 793 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO 490 156
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5[5] 978 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[7] 531 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_410_0_0 609 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[29] 829 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBRdTranPend 476 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[11] 707 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[39] 1058 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[4] 663 37
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_158 486 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0__RNI43J71[0] 884 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[18] 681 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 688 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[25] 464 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[3] 785 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_844 626 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_4[40] 934 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[44] 928 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[1] 559 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 632 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][7] 612 70
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST1/U0 994 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 559 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_3 814 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_396 332 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[19] 475 181
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl[0] 1008 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[0] 525 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][8] 516 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[3] 701 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[4] 701 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[46] 1026 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST3/U0 703 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[23] 675 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i_a2 811 99
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_17 974 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[38] 374 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_0[1] 690 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[24] 1035 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q_RNO 436 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[10] 634 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[30] 534 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[3] 668 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_1_a2_0 851 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_539 266 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m72_0_a2 568 153
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[19] 596 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_0[0] 777 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[0] 595 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[7] 621 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[7] 675 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_csr[0] 534 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[14] 463 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1] 966 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST4/U0 775 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_hit_state_state_2[0] 603 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST4/U0 259 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[15] 623 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[2] 617 105
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[9] 898 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[12] 627 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 622 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[2] 595 48
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[26] 810 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[65] 659 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch_0_sqmuxa 631 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a3_0[20] 654 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_1 546 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[23] 855 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[12] 930 133
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[0] 868 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[6] 1046 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_30 671 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST3/U0 359 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[41] 895 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 633 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[14] 458 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_213_0_sqmuxa 503 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_Z[1] 555 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[2] 760 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[16] 1003 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a5 879 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[17] 794 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[56] 452 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 589 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO[0] 496 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[50] 829 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[31] 1013 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2_DMSTATUSRdData_allnonexistentlto9_6 463 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[20] 671 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_3_0 526 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_RNO_1 632 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[37] 486 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[2] 686 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1632 166 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[16] 743 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2178[2] 677 126
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[15] 931 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11] 482 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByte_1_0_iv_0[4] 776 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[5] 569 132
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[1] 497 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNISU041[8] 662 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[12] 621 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[13] 595 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI175P[31] 541 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_389 618 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt_d[1] 470 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[12] 974 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_12_0_0_a3_1[0] 713 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 680 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][0] 737 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[17] 501 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[46] 438 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[25] 786 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[6] 646 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[3] 764 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[0] 519 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_killd_2_RNIFDED 565 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[44] 507 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIHBT81[17] 500 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 714 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[33] 711 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] 536 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[2] 634 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_15 475 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[50] 802 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_5[8] 770 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_5_0_a2_0[0] 732 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[19] 665 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[6] 706 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_180_1 749 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[16] 438 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_4[1] 622 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[8] 554 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_state[1] 619 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[4] 651 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[1] 1074 121
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[30] 523 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[20] 574 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[26] 414 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1405 360 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495[2] 480 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag_11[0] 630 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[3] 533 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1316 526 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[8] 598 36
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[4] 864 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_4[3] 693 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[22] 552 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[8] 635 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_3[2] 383 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[17] 1031 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0_a2_1[0] 854 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_36 260 69
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[28] 807 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2181_1 485 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_205_0_a2_0_0 429 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[0] 776 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[26] 435 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1441 697 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1[3] 671 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[12] 544 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][24] 658 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIH1N12[1] 773 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[11] 649 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST4/U0 1007 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m2_e_6_1 382 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_3_RNO_3 511 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[15] 700 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[50] 770 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[2] 400 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_2_i_a3 873 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[27] 509 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_grow_param_1_0_.m3 609 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIMVQU[39] 936 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_480 270 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[1] 918 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_475 695 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[6] 742 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1344 876 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[2] 666 205
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[42] 412 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2253[3] 689 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[9] 596 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_o3_0 908 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_14_sqmuxa_0 392 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_10 501 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_i_a2_0 416 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[4] 489 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_cmd[1] 719 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[0] 727 189
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[31] 852 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[22] 431 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][4] 753 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1183 370 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[115] 771 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[11] 993 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_802 400 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[39] 989 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[25] 625 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[19] 679 85
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[1] 870 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[36] 911 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[48] 787 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[18] 441 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[10] 535 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ9IHB1[1] 933 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe0 655 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 615 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2255[0] 705 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_0 530 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[31] 971 127
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[18] 950 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][20] 648 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_wrFIFOWrAddr_1.CO1 793 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_486_0_I_57_RNI6UP01 605 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_28 405 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/BIDOut_cZ[1] 779 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNITF2F[1] 607 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[8] 657 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 1000 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27] 510 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIMUGO[16] 642 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[33] 769 84
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_0[3] 432 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[39] 984 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 693 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[18] 680 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_696_8 574 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/do_enq 596 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[22] 367 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/U0 392 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_140 707 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[29] 857 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[2] 828 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_sqmuxa_2_i_0_a2 849 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4PPBR2[2] 808 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIKSGO[15] 663 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIIPOU[28] 948 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[9] 738 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[19] 575 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGJ3ER2[0] 932 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIPQUM[30] 556 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIIHJS[20] 675 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[18] 502 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[9] 528 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_978 465 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[43] 487 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_a3_0_a2[15] 645 45
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[1] 461 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[28] 984 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[1] 1051 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_502 923 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/un1_value_1_2 678 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_949 252 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[11] 718 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un58_0_iv[1] 441 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[5] 735 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_prv_0_sqmuxa_RNIDHAG 660 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[34] 851 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[26] 745 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_67 801 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_771 333 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][10] 752 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[29] 639 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_0 692 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[51] 463 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[61] 754 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_0[2] 689 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d104_i_0_0_0_o2_0_RNIE9EB1 451 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[7] 715 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_142 632 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[10] 538 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[31] 1053 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST4/U0 595 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 664 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_0[0] 930 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[6] 635 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[19] 798 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[14] 490 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_stalld_3 533 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6BG3R2[2] 763 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 608 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_Z[31] 507 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[1] 988 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_19 404 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[24] 721 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI6J0V[1] 644 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[6] 644 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe1 834 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[7] 668 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[21] 557 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[0] 560 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[11] 675 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[4] 531 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1243 329 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[3] 609 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[27] 569 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[31] 444 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/_T_262 447 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[20] 945 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST4/U0 715 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[21] 525 178
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1033 608 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1106[15] 739 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[2] 555 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_4[0] 638 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_2 574 24
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[11] 767 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIR9VT1[9] 696 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[1] 616 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[2] 571 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOJOJT2[2] 772 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[6] 697 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[19] 527 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_1 409 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[80] 792 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_0_sqmuxa 405 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[21] 1006 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[1] 698 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_o2[0] 656 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20] 644 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_3 683 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST3/U0 520 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[61] 1023 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[32] 478 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_86 767 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[50] 821 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[7] 938 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[9] 644 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1424 617 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/beatsDO_0_0_sqmuxa 669 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[3] 699 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[4] 721 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[4] 613 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2172[2] 683 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[15] 1041 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST1/U0 216 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_519 622 126
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[10] 871 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user[1] 572 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[18] 640 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[4] 540 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_389 688 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 774 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0[31] 645 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[14] 1054 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[3] 1049 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[3] 655 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[1] 1054 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6 652 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[0] 612 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[10] 605 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][57] 651 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[56] 832 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[14] 603 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[22] 559 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_742[4] 589 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_8_RNO_0 648 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_2_0[40] 952 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[8] 567 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_87 561 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[5] 648 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_8 502 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[7] 725 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_flush_valid 614 169
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14_i_0_a2_1_0 441 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[51] 486 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[1] 642 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[0] 517 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1388 234 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[55] 722 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIDN9P[55] 549 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[0] 702 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_423 331 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[7] 701 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55] 999 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_ex_0 571 189
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNI1MFH[0] 526 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[47] 641 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_i_0[2] 451 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[2] 612 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[46] 1018 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[4] 722 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[48] 466 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_beatCnt_1_1.CO1 780 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2_RNO[13] 441 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_wxd_1_0 505 189
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns_a3_0[0] 878 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST1/U0 597 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST2/U0 358 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_392 608 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[18] 481 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[111] 770 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[0] 447 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[0] 361 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[17] 682 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_946_1 622 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][1] 661 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[4] 468 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[34] 854 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[17] 728 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4[40] 949 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[0] 667 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_5[56] 935 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[60] 511 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_o2_3 513 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[5] 669 187
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[0] 963 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_39 800 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_21_ldmx 633 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_479 740 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_637 369 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_736 384 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI0V0T[4] 523 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[5] 498 114
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[6] 831 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[4] 629 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[29] 755 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[5] 828 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[18] 604 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[46] 997 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2] 518 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_389 429 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[3] 399 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[33] 847 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[51] 849 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[1] 557 36
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[10] 903 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[10] 1063 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[29] 904 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[61] 564 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_772 987 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[25] 658 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[35] 1002 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[13] 703 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609_853_0 611 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0_3_RNI1AJ69 647 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[5] 848 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[0] 842 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[3] 575 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 753 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[20] 752 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[8] 632 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[0] 707 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[9] 657 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_12_sqmuxa_0_a2_0_a2 623 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_6 502 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[46] 542 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1145 498 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[0] 743 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_128 748 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[26] 692 75
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_0_a3 884 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[21] 639 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[59] 542 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_1_2[6] 472 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_440 571 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[1] 620 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_3[4] 591 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[18] 730 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[0] 656 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16] 477 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 1003 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[62] 847 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[17] 945 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_20_6_0_454 483 57
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt_RNIRVPP[7] 880 90
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[2] 841 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[9] 485 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST1/U0 525 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[35] 773 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 821 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[24] 1027 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[7] 675 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[11] 670 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[9] 501 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_i_0_i_o2_0 563 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST3/U0 262 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_2_6_0_0_0 500 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[6] 540 213
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_106_i_0_0 426 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIEVNM[8] 679 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[0] 526 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_70 245 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[22] 718 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31] 515 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[4] 540 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[4] 752 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[4] 541 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[2] 702 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15] 499 43
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[0] 799 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[25] 674 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_2638 544 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[2] 747 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram2_[0] 768 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3] 504 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[5] 830 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[4] 593 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[41] 884 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AHBWrDone_d_0_sqmuxa_i_i_0_0 467 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[0] 672 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[2] 633 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[23] 656 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUMB0R2[0] 860 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[30] 926 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[10] 647 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[15] 601 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[1] 698 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][2] 536 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[23] 741 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_2_RNO[2] 526 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_addrOffset_3[1] 704 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[4] 741 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_96 762 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI4AAI[17] 680 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[0] 573 82
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[1] 962 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][0] 736 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[46] 1012 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2[2] 508 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a2_8_0 517 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIBVFL[2] 553 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19] 519 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[39] 792 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1555 898 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[45] 560 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[56] 883 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[18] 599 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIQ7VU[59] 941 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[2] 698 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[7] 618 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[20] 789 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 597 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_o2_6_1 515 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_16 498 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[7] 639 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[6] 999 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2256_1 481 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[4] 572 34
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_38 546 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17] 476 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[22] 743 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[2] 623 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[0] 550 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[3] 435 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[28] 1048 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1085 221 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[21] 512 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[58] 993 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[12] 721 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[11] 639 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[52] 419 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[15] 927 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[14] 424 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[35] 858 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[0] 1054 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 1049 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIALEI[21] 656 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[5] 600 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[4] 464 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_135 987 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_28_0[0] 764 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq 817 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[28] 707 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[6] 606 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21] 516 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 634 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[56] 573 87
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState[1] 871 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][6] 640 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2262_0[1] 704 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[30] 760 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][31] 650 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[6] 628 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[15] 611 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_write_0_0_0 608 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_223_0_tz_0 637 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[55] 1058 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJG6N[22] 690 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_19_0_m2[0] 709 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[50] 977 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[4] 450 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[13] 552 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2[25] 656 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_9_RNO 475 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29] 688 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[19] 599 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_79 464 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 976 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3055_1_SUM_0[1] 684 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m12_0_a6_0_0 393 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[9] 633 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[30] 934 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[17] 493 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[6] 618 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[16] 783 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[3] 666 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1102[2] 549 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[9] 871 133
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[0] 866 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[24] 529 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrAddrReg[0] 448 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[7] 754 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_or[9] 672 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1524.ALTB[0] 646 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[19] 724 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[25] 753 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_970 629 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/un1__GEN_114_1_sqmuxa_1[0] 695 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[0] 549 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[56] 840 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_33_6_0_0 506 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[1] 611 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_write 630 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/_T_22 567 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[28] 985 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 813 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[22] 672 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[2] 548 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[0] 687 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_2_sqmuxa_1 429 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[34] 845 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_o2[1] 862 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[0] 470 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[14] 672 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[66] 755 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_mem 551 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[24] 529 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[27] 667 210
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0] 454 9
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTll 957 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_564_1 696 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[25] 539 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[10] 545 105
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[18] 931 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[14] 610 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7_0[8] 721 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[23] 977 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_beatCnt_d_0_sqmuxa_0 484 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1613 998 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_312_19_sqmuxa_2_a2 461 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[28] 515 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_17 470 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590_1 657 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[10] 760 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[7] 592 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[59] 610 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[7] 519 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst_RNINT4N[7] 467 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10] 649 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[39] 1054 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/U0 681 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_271 427 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[7] 629 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[54] 526 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[35] 968 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINL4SB1[1] 945 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[4] 689 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[25] 691 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI93K01[8] 504 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[16] 558 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_m2[1] 622 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[27] 689 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[34] 836 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[16] 690 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[6] 631 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[6] 402 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 671 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[8] 722 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 666 85
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_1[3] 408 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[11] 634 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[12] 661 96
set_location CoreTimer_0_inst_0/CoreTimer_0_0/IntClr 900 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[6] 753 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_1_ldmx 629 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[34] 771 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0[0] 594 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[24] 550 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_9[0] 483 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_1_2 619 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[11] 563 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19] 435 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[5] 533 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[31] 661 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 906 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[21] 550 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[2] 534 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_630 594 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[8] 787 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[3] 590 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[9] 687 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[9] 870 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[16] 668 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[29] 480 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[29] 733 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[45] 1002 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[6] 568 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[2] 1043 136
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[12] 874 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[7] 592 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4] 500 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[3] 713 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[7] 685 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_10_6_0_a3_0_0_a3_0 503 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][1] 525 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[58] 545 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_580 469 48
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[16] 876 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[7] 682 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_639[0] 711 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[2] 562 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[13] 518 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296_6 548 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[4] 687 37
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST4/U0 762 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_658 659 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIFTUT1[5] 714 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[4] 600 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[4] 918 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[25] 547 210
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[33] 387 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_803 485 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/completedDevs_3[31] 626 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1 622 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[56] 844 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_208 415 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[2] 548 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/do_enq 680 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[58] 962 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[14] 708 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[25] 525 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 599 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[5] 535 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[36] 987 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[14] 419 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[1] 548 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[53] 738 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIQCJJ[14] 656 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_610 641 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv[1] 411 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[15] 658 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[24] 530 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[7] 742 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[23] 677 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[18] 525 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[3] 977 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[9] 660 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[27] 740 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[1] 662 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[23] 717 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[29] 820 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[12] 648 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[19] 921 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_5 629 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIS8QJ[20] 673 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI7SEL[24] 678 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[44] 926 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[14] 608 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[6] 679 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[15] 643 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_421 695 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[20] 971 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_1 526 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_RNO 466 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[42] 1033 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_188[3] 680 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q 444 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[62] 778 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HSIZEInt_d_2_sqmuxa_i_o2 418 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 605 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[62] 815 139
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo 434 13
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I23 974 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/cached_grant_wait 612 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/U0 680 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[6] 674 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[2] 548 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[23] 548 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI1RVH2[28] 523 150
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl[3] 1017 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_749 695 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[20] 712 199
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_1 850 96
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a3[3] 921 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[2] 722 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[46] 1028 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[16] 594 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[5] 692 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[36] 638 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI3BBPB1[1] 924 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[15] 491 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[15] 632 33
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/HREADYOUT_4_0_0_tz 875 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_376 624 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[38] 922 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[57] 735 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2[26] 621 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 552 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[29] 685 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_7[1] 524 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[16] 524 117
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[14] 949 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIM1FI[27] 714 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[61] 539 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO[2] 790 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_660 1019 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][1] 745 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_1_d_bits_size[0] 515 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_16_sqmuxa_0_a2_0_a2 654 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[0] 758 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[0] 555 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[8] 479 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0[26] 646 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOHD1R2[0] 1039 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_9 547 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[13] 565 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[62] 642 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[39] 484 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_800 819 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[12] 612 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[26] 635 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[7] 706 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[10] 755 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][2] 678 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_388 394 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNI7RFL[0] 552 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[3] 472 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[27] 662 189
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK 415 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[5] 565 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[2] 738 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[25] 528 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_6 606 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[5] 689 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[0] 678 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_valid_r 560 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[0] 629 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[60] 928 154
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK 403 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[62] 656 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[24] 981 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[2] 545 49
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[1] 968 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[29] 655 157
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_13 446 25
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[3] 909 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1366 690 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[11] 722 195
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[6] 609 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[47] 946 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_GEN_257_0_sqmuxa_i_0_0_a2_RNILGR31 621 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[5] 401 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_592_0_0 637 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_wen 478 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_RNO 635 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[2] 707 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[49] 610 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_xcpt_ae_inst_4 567 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[7] 527 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_4_0_0[1] 600 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[0] 547 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[63] 905 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 765 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[31] 642 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_33 815 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_102620lto11_4 539 36
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[24] 935 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[8] 511 85
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_8_0_a3 898 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[1] 494 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[24] 543 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[28] 507 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[14] 653 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[7] 556 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[62] 535 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_906 570 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2_RNI3PV71 615 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBRdTranPend_d2_0 474 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_1_d_ready_0 512 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_5943_2 598 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[29] 875 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU02SS2[0] 1029 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[20] 628 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[40] 441 112
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[2] 438 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 972 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[18] 561 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/full_RNO 603 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram6_[0] 898 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[19] 655 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_5_0_0[0] 738 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2300 477 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[24] 994 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[38] 644 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4] 520 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO_2 609 72
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_1[0] 909 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[1] 1006 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_34 573 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/N_2030_i_i_0 597 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 550 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3SBA_1[6] 752 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[28] 550 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[31] 639 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[8] 613 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[6] 998 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0] 420 9
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[29] 952 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 736 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[11] 691 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNI6QKM[4] 648 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_5_RNIMO27F 404 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_size[0]_RNID6P12[0] 675 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 664 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST3/U0 260 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[55] 1065 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[23] 478 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[104] 784 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[26] 651 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_23_RNO_0 624 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_834 754 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIAHHV[30] 641 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 740 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[15] 655 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[21] 660 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[1] 802 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_685 513 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][40] 720 82
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_0_sqmuxa_0_a2_0_a3 535 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[12] 490 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[35] 858 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[60] 968 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_9_RNO_0 515 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[36] 991 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[29] 682 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_806 439 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][0] 748 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[23] 366 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[5] 590 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[54] 457 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[18] 732 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[51] 935 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO 474 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[23] 547 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[6] 661 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_324 669 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[2] 532 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_19 653 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_0_sqmuxa_5_i 696 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1_RNIK85R2[11] 674 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[4] 712 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[9] 703 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_205 342 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI04HK01[1] 1027 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[56] 455 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_2017 517 81
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[31] 984 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[12] 660 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[27] 665 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[2] 403 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[12] 645 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801_0[44] 661 132
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK 403 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[6] 776 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[36] 994 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[11] 547 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[52] 535 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[8] 558 210
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt_RNIDSB8D[8] 420 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][3] 575 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_615 610 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[3] 407 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[9] 670 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 828 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[11] 634 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[35] 477 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[10] 668 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[43] 1004 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 1059 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_3 515 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[56] 772 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_dmactive_u 447 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[2] 557 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_0_782_i_0 669 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[21] 547 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_10[1] 523 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 710 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[14] 535 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[44] 708 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST1/U0 958 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_540 244 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe1 709 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[13] 404 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[4] 768 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[5] 597 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1065_1_0 541 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_3[0] 478 192
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_3_0_a3 882 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[58] 597 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[8] 644 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEDHNV1[1] 922 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[49] 451 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_22_0_a2_0[0] 771 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[8] 715 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[36] 370 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state_1_1[0] 617 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[61] 960 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_253 1008 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1584.ALTB[0] 698 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[15] 647 157
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[54] 973 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][19] 657 97
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_5_0_a3 896 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_28 649 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0_a3[32] 596 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 977 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrAddrReg[2] 517 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[59] 544 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[28] 974 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[15] 724 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[54] 773 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[3] 590 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_7 501 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[1] 398 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[24] 762 168
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[10] 843 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298[2] 602 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_21 775 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[1] 629 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[3] 1060 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI09S71 588 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[38] 929 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[41] 507 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[63] 913 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 595 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[24] 776 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[57] 556 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[18] 594 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7[2] 518 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[4] 736 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_a2_1 897 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[55] 520 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/auto_out_a_bits_opcode_0_0_0_m2[1] 591 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_703 647 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[57] 737 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[5] 618 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[52] 968 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[36] 945 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_13_0[0] 749 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[35] 495 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_7 538 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[25] 668 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[28] 690 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST3/U0 782 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[16] 721 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[26] 678 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_a2_0 430 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST2/U0 231 90
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_i_0_tz_0 885 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[49] 962 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0 755 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[10] 610 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[81] 769 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[5] 705 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[7] 748 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[1] 893 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][3] 655 109
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin3 912 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[62] 693 118
set_location CoreTimer_1_inst_0/CoreTimer_1_0/TIMINT 920 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[18] 724 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[3] 826 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[4] 626 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_tag[2] 542 181
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[1] 1030 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_last_6 801 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[2] 571 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[6] 467 49
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/genblk1.RXRDY 1003 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[1] 619 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_348 367 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/U0 387 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[30] 520 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0]_RNO[3] 753 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU4J9T2[0] 917 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[2] 405 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value 614 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 668 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[7] 743 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_841 665 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.SUM[0] 735 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][10] 551 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBErrorReg_RNIAH6H1 482 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[57] 724 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[4] 516 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[29] 728 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[4] 630 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[15] 504 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_25 791 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIARSM_1[30] 526 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_3316_i_0[3] 562 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[13] 638 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d53_0_o3_i_o2 399 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_0 411 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[1] 943 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102627 490 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[5] 682 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[46] 965 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[56] 531 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[21] 670 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_5 639 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[52] 844 133
set_location CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2] 914 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[1] 554 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[2] 567 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1675.ALTB[0] 715 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_i_a4_1_0[2] 450 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 663 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[27] 956 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[5] 711 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[12] 873 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[6] 802 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_476_0 607 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_431 596 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 541 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[2] 704 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[63] 906 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_51 780 180
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_i 969 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[20] 632 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_6[1] 382 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIO13S[5] 705 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[1] 719 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST3/U0 1003 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_18 416 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[61] 455 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[114] 782 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 764 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[17] 694 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[47] 993 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[3] 685 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_51 616 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_725 330 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][4] 669 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[33] 496 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[2] 1056 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[1] 757 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_0 632 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[10] 422 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[4] 594 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[2] 546 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_6 507 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[21] 661 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1453 566 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[3] 760 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISK44R2[2] 738 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[26] 1077 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[11] 664 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[102] 771 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136_0_sqmuxa_RNIVFSI1 651 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m12_0_x4 395 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[30] 705 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_628 196 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_typ_RNICQNF5[2] 597 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[15] 709 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[11] 647 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[1] 1002 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[14] 562 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[3] 402 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[22] 473 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1654[1] 719 63
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow_RNO 433 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[61] 962 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIUAQJ[21] 642 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[20] 371 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55] 1056 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_972[4] 499 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[20] 460 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[1] 995 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[59] 998 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_i_a4_0[3] 449 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[19] 1003 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[63] 448 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa 489 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[6] 871 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][1] 727 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[24] 459 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.SUM[3] 723 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[6] 428 178
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[13] 467 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[14] 489 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[5] 1031 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[3] 559 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 772 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[4] 707 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/beatsDO_2_0_sqmuxa 572 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNIVVGR[0] 640 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[25] 694 78
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/un1_CUARTl1OI23_0 949 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1494 858 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[7] 726 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 763 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_error 720 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[22] 478 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_622 656 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[28] 550 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_2[6] 750 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[1] 592 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a3_0_1_RNI1IM41 704 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[21] 686 175
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[0] 965 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[18] 944 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[10] 753 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[17] 556 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI6T331[4] 522 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_or[9] 626 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][11] 656 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[0] 588 114
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[5] 872 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[6] 562 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[4] 559 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 653 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_cmp_out 512 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNINPD51[19] 665 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[26] 691 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_55 799 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[27] 743 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_200 850 87
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[31] 969 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 536 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656_RNIA17QV2 721 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7_1[1] 605 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[10] 740 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3_0_sqmuxa 619 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[1] 697 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[53] 799 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[14] 713 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST2/U0 222 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/U0 285 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[12] 475 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNI01AF9[23] 626 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[37] 845 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[27] 687 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[5] 639 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_replay 571 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[42] 745 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_12[6] 571 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[4] 528 175
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[16] 973 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[30] 758 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[22] 975 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[20] 736 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_0 611 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[23] 536 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q 433 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[14] 604 207
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[0] 909 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[2] 618 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[26] 543 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIUMPE2 511 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[14] 494 85
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_a2_1_0 424 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_tag[4] 592 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[2] 497 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_65_0_I_4 590 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[24] 1026 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_RNO[3] 460 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_0[1] 446 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNIRHCP 999 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[14] 761 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[2] 538 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI3CS71 569 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[24] 769 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_7 636 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[54] 794 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch[0] 633 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][23] 647 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[59] 530 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNIF3OE 1007 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_375 996 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[23] 815 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_2 592 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[1] 713 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_9 664 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[2] 1046 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[11] 684 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[22] 714 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/beatsDO_3_0_sqmuxa 703 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 742 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[3] 669 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[8] 657 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[9] 766 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[30] 632 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[26] 737 87
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc5 410 9
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_807 820 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1527 620 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[18] 666 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0_1[5] 565 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_3 691 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[24] 609 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[31] 570 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[25] 693 78
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0 1154 162
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[20] 566 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[2] 784 106
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[7] 610 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[108] 642 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[50] 527 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[14] 739 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_6 560 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1117_1.CO2 554 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_i_0_o2[4] 446 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIMV2S[4] 699 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[10] 601 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[29] 647 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size[0] 537 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[19] 708 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIM5R35[19] 488 150
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[13] 854 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[20] 648 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[41] 1008 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m224_1_0 734 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIKHHS[12] 733 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST3/U0 873 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[44] 452 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[26] 1063 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_22 540 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[26] 490 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_jalr 605 190
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[6] 974 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe0_m2_e 541 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[2] 783 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_625 405 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[27] 630 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[30] 574 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[5] 605 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[14] 536 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[23] 809 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[37] 643 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_8_0_m2[0] 748 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[38] 708 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[8] 536 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_569 148 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1556 404 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[5] 605 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[17] 557 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[6] 686 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[22] 687 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[4] 595 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[5] 704 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_23 403 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 660 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr5_i_a2_0 745 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d128_i_o3_0_o2 877 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[3] 759 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2257[2] 692 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[52] 870 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIRO6N[26] 684 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691[1] 690 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_0_1_cZ[1] 537 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[16] 675 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[24] 671 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[28] 657 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2_0_0[0] 954 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[9] 709 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i 799 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[2] 863 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[4] 523 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1160 1017 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][7] 662 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_RNI797E[0] 907 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[15] 597 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[2] 643 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[71] 644 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[38] 485 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2_1[1] 690 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[26] 669 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIJNF51[26] 684 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[19] 566 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[13] 503 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[27] 561 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[2] 1020 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[57] 804 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_mask[0] 446 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_11[1] 524 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_974 379 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIHE6N[21] 688 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1117_1.CO1 556 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[7] 535 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[4] 664 166
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0_a2_0_0[4] 413 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_rxs2_RNIENP31 556 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 623 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[0] 640 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[11] 654 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_0[4] 686 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[112] 758 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_0 627 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[21] 517 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[60] 966 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495_1_1[1] 489 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_56[1] 669 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[30] 635 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 558 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1503 368 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 677 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[6] 560 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_61_0 536 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[16] 530 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[10] 648 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNICR0V[61] 924 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[60] 532 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[5] 750 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_406 389 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[43] 440 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[3] 658 136
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[1] 986 76
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[2] 1012 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 663 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 675 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_820 504 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[17] 824 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[28] 947 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1188[0] 630 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_32 522 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[9] 684 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[8] 707 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[1] 547 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[1] 391 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[17] 970 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[25] 670 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_632 367 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_1[0] 477 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296_5_tz 547 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[58] 597 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_537 403 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[15] 611 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[13] 491 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[31] 555 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[2] 570 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[3] 607 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[4] 684 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_1[1] 573 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_223 527 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 1002 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[25] 736 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_param[1] 683 85
set_location CoreTimer_0_inst_0/CoreTimer_0_0/p_NextCountPulseComb.un1_NextCountPulse63_0_a2 890 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[53] 724 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_27_0_a2_0[0] 774 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[9] 653 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[34] 847 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1229 903 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/RIDOut_cZ[1] 873 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_353 875 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_RNO_2[1] 713 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1[21] 730 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 640 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1821_0[2] 570 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[13] 823 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[1] 559 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[16] 524 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[8] 897 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_201_0_a2 428 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[28] 693 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1_5[9] 491 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI7EVOE 440 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 726 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[16] 730 87
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state101_0 428 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[3] 596 73
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[3] 918 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_205_0_a2 427 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE13_RNIF0BQ 712 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_705_1_0 512 198
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa_1_i_o3_0 896 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[17] 472 192
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl[2] 1011 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[16] 969 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[6] 672 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNITT571[2] 494 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_m2_e 422 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m151_1_1 1076 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_dmode_0_sqmuxa 629 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_448 689 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[11] 644 85
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[21] 872 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][19] 603 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIJ31E[29] 685 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram5_[0] 784 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIF2BUB[8] 514 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[16] 521 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[50] 886 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[15] 604 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[16] 683 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][16] 605 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[4] 572 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[20] 639 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_3_tz_RNISTRBD[6] 560 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[3] 774 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[19] 719 190
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK 404 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[8] 596 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_955 502 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[5] 560 115
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_106_i_0_a2_4 454 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[38] 924 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram5_[0] 792 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[54] 819 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNI4LBG[6] 694 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[4] 727 46
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[9] 765 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[38] 914 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[13] 682 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsRefill_RNIOEN11 720 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[2] 552 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIBVJH[13] 677 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[13] 703 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_0[1] 861 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[5] 818 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[40] 943 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 663 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[30] 633 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_31_RNO 510 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[5] 715 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[50] 782 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[15] 545 97
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0_a3_1[1] 904 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[47] 802 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[11] 669 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_25_6_0_0 502 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[1] 712 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[12] 644 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/blockProbeAfterGrantCount_0_sqmuxa 612 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[24] 550 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[22] 552 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[11] 539 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_31 709 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_3_sqmuxa_0_a2_2_a2 620 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[30] 675 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_206 386 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_4_sqmuxa_0_a3 835 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_1_en_1 597 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[5] 567 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[19] 896 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[22] 615 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[58] 766 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_18_sqmuxa_3 919 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a3_RNO_0 895 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[26] 667 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[10] 647 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[17] 677 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[4] 553 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[30] 600 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[23] 681 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_0[14] 451 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[12] 663 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[9] 734 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[38] 363 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[3] 676 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[9] 715 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_5_1 403 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[5] 724 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[43] 801 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[2] 558 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[31] 462 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[45] 666 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[38] 778 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[3] 529 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[7] 799 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1732_RNIPU5R[0] 571 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[22] 978 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_12 497 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495[0] 508 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[15] 660 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_1 510 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i_a2_2[9] 403 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[13] 426 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST4/U0 285 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[36] 993 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[17] 716 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[32] 788 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][27] 570 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[2] 531 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[1] 694 37
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/U0 633 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.SUM[0] 689 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_3_sqmuxa_0_0 409 117
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrescaleEn 911 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[54] 733 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[6] 710 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[15] 523 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[62] 776 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_534 1003 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNI88KS4 654 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[28] 514 36
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3_d1_0_a3_4 835 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[28] 746 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[20] 715 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_3_536_0 684 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 605 114
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[30] 992 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_18_6_0_432_0 507 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIA91T[9] 567 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[5] 822 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIDF1P[19] 565 126
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[16] 573 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[23] 649 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 643 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[28] 609 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNI8NJD1_1[2] 809 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNID0DL[18] 593 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1_4[9] 512 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/value 671 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[2] 564 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[32] 1036 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_6 634 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNO[4] 537 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[28] 666 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[13] 707 183
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[16] 791 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_u_RNO_0 588 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[59] 765 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 695 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56] 575 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[50] 812 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[5] 669 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNIVKBP 1031 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[16] 609 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[0] 612 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[18] 559 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[15] 503 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[13] 700 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 724 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI3F7HB1[1] 991 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_289 661 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[32] 716 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_125 793 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1020 146 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[8] 504 130
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv 984 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[6] 770 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[4] 670 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4 427 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[20] 736 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_4[8] 788 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST4/U0 989 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNIDEHR[7] 564 105
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK 402 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[38] 594 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[39] 649 112
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_iv 864 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[3] 769 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[4] 716 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[30] 824 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[10] 619 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7_0[0] 623 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[5] 605 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[1] 689 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_902 461 63
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/PSEL_RNO 881 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[43] 405 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[1] 1013 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[40] 945 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[29] 620 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[8] 548 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI4DQU[30] 948 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/U0 551 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[19] 618 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[1] 869 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 661 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[19] 508 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q 462 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[7] 490 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[3] 552 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[24] 540 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[17] 500 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][2] 607 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[24] 646 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[13] 569 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[13] 575 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_15 657 70
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_17_1 546 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_a2_0[0] 448 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_667 250 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_766 467 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][30] 566 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[30] 659 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0[5] 516 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[62] 799 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342[3] 660 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNITSMI2[23] 500 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[53] 720 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i_a4_i_0_0_a2_0 408 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[3] 1056 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_1 707 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[0] 569 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q 457 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[8] 479 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNIV06H[3] 527 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/auto_in_c_ready 623 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[37] 998 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[28] 991 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[23] 681 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/auto_out_a_bits_opcode_i_0_i_a3_0_0[0] 588 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI228LG 572 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[16] 742 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[1] 727 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGP8SS2[0] 944 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNI3CEO1[1] 478 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST1/U0 224 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST4/U0 716 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[54] 518 72
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOlI.CUARTO1OI4_3 948 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[4] 571 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_1[1] 633 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[3] 663 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[6] 671 115
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_2[3] 967 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0[5] 848 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[18] 654 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST2/U0 525 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[3] 549 55
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[38] 363 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_1[1] 513 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_935 507 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[18] 608 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 752 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_5_2002_0 628 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[2] 758 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_state_i[0] 620 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[18] 589 81
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[19] 567 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_25_sqmuxa 913 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1] 967 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[63] 881 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1] 562 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state[1] 602 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[50] 868 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[24] 661 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2[0] 621 114
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK 414 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe4 788 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[90] 758 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUBKB22[1] 921 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[29] 493 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_63_1 525 210
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[9] 947 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[1] 1067 127
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[14] 948 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/SIZEReg_RNO[0] 528 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[2] 552 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[37] 716 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_1 673 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_525_2.SUM[0] 699 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/un1__T_979 548 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_2 527 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[20] 471 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[27] 667 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[2] 546 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNILV9P[59] 542 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0] 756 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[10] 592 129
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1_RNITVK41 526 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2] 457 58
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[17] 868 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[63] 448 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIMF1E[1] 731 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[6] 530 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_o2[0] 627 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[24] 552 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1459 357 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_replay 555 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[28] 698 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[16] 559 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[51] 886 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/U0 328 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINO5PC1[1] 1025 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[31] 727 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIM5RM[27] 522 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[51] 741 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[1] 722 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[12] 475 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][5] 671 109
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0[0] 910 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[3] 464 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[30] 884 124
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[10] 984 82
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[2] 694 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_708 171 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[7] 649 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[14] 535 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[115] 771 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_2_0_0_a3_2 682 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[17] 438 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[0] 1042 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/full_RNO 555 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI0FSJ[31] 709 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[6] 479 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_703 720 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[2] 561 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_opcode[0] 602 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_29 396 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[13] 682 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[8] 677 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1008 886 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_0_a2_1 509 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[47] 433 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_9 499 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[0] 834 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[36] 901 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[21] 460 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_165 260 99
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[30] 992 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1603.ALTB[0] 691 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[1] 812 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2226_2 540 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[13] 754 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[7] 421 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 1077 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[4] 917 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_o2 896 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/maybe_full 711 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a3_RNO_1 884 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_76 790 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[4] 488 198
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[21] 826 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[3] 730 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[1] 741 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][60] 652 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[43] 994 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[34] 837 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[60] 974 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[1] 1029 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[88] 734 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_71 478 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[0] 465 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_63 795 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_496 705 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST3/U0 685 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[13] 594 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1_1[9] 518 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[6] 604 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNIHIHR[9] 595 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[7] 698 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 588 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[21] 518 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[4] 572 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[4] 684 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[12] 727 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[35] 966 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_18 511 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[16] 679 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[5] 799 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[28] 670 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[7] 605 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[0] 919 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[0] 832 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[10] 752 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[0] 742 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_371 588 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[4] 632 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[2] 859 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[21] 689 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[28] 535 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[26] 1048 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[16] 553 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_323 994 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST4/U0 995 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[29] 749 97
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[6] 479 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[13] 489 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13] 505 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[11] 942 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIE5BE[5] 644 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[17] 725 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[46] 439 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[21] 611 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[20] 800 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[15] 681 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[13] 673 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[9] 647 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[38] 703 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_1_0_0[1] 395 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_78 990 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_409 1024 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[9] 482 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[40] 919 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_901 210 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[18] 565 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_8 618 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_0 441 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[0] 634 130
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state101 427 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[15] 691 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[31] 514 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_1[0] 775 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[4] 746 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[4] 653 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[5] 807 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[3] 839 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[5] 758 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST1/U0 980 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNO[0] 776 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[103] 767 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[3] 598 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[16] 639 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[0] 672 204
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_i_0_tz_0_RNIGH551 883 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[19] 716 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][44] 657 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_8[7] 690 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[31] 506 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[22] 544 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0[0] 447 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_1[0] 525 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2255[3] 702 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_19_0_0[0] 711 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/_T_560_a0_5 450 60
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[0] 913 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[0] 947 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[7] 634 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[24] 679 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m209 726 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3[0] 632 111
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[1] 574 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[0] 843 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[55] 750 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[50] 780 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/empty 558 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/U0 334 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_0 573 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2 446 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[2] 663 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_46 791 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d97_i_0_o3 804 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/U0 428 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[0] 756 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_5_2_0[0] 381 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[14] 424 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[26] 616 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[8] 620 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[6] 618 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[10] 427 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[9] 712 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[60] 864 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1151 663 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1063_1 558 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[60] 878 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[7] 616 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2_a3_0_1_0 482 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[12] 465 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[39] 996 115
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[16] 858 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[28] 774 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[37] 643 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[5] 466 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2153[0] 664 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[61] 951 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[40] 512 75
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[30] 968 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[86] 814 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUKHPQ2[0] 814 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/goReg 549 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[1] 495 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_8[6] 808 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][0] 644 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[20] 637 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[8] 623 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 762 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_1_RNIO5OP 415 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByte_1_0_iv_0[0] 776 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[39] 490 81
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done 535 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[26] 607 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[59] 996 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[52] 843 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[0] 848 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[24] 546 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[19] 629 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[5] 564 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[38] 636 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q 450 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_20 475 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[2] 605 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe0 831 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[55] 982 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[42] 710 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[41] 405 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[4] 547 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIHE9Q[7] 661 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_o2[0] 597 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[22] 552 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[6] 506 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_valid_RNO_0 631 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[25] 708 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][0] 750 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[12] 974 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK 401 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNI801H4[10] 622 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[26] 561 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[5] 714 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI9P4H[3] 762 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[2] 751 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[0] 656 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[53] 441 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[3] 608 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_0[3] 714 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIIST21[1] 604 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_698_6 525 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_9 511 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIQ4OJ[10] 702 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_d_i_m2[0] 756 102
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[0] 965 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[11] 463 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 680 160
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_27 947 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[18] 890 157
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1474 575 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[36] 906 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[44] 403 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0[3] 693 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[36] 919 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_332 629 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[18] 564 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_mem_busy_2 620 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[0] 624 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 617 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO3N3R2[2] 813 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[21] 693 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[23] 969 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2263 680 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[10] 647 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102628 496 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_d_i_m2[1] 757 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1627 1043 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIITEI[25] 690 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[16] 698 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_220 616 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[24] 993 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[16] 511 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_3 593 142
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[27] 994 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_0[10] 380 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[4] 566 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[3] 646 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[46] 692 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[8] 681 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_1[29] 617 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[19] 928 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/killm_common 553 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[49] 932 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[4] 469 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value[0] 842 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[15] 737 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][1] 514 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIEB091[29] 521 150
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[6] 916 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[8] 495 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBErrorReg 799 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[22] 725 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/un1__T_377_4 650 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[0] 749 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_103 797 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_RNI93IO[2] 790 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[8] 938 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST4/U0 670 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_0_a2_0_0_a2[13] 446 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_10_ldmx 659 63
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[5] 924 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[3] 730 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18] 517 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[24] 534 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[2] 401 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[15] 681 171
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHSIZE_Z[1] 494 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIIR2S[2] 714 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_616_0_2 648 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 645 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342[0] 666 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[2] 547 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[23] 702 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[7] 728 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[31] 667 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST4/U0 992 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_304_2 693 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[47] 512 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[16] 572 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[8] 662 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/U0 599 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m185 729 108
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK 440 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[18] 386 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_o2[0] 651 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNII0JBR2[2] 896 117
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[15] 623 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[31] 361 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[18] 499 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[36] 915 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1452 705 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[19] 626 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_8[1] 554 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/neg_out 456 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_670 609 96
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[22] 991 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[13] 785 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI5B5P[33] 492 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_6_sqmuxa_1 379 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[6] 757 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[21] 503 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST3/U0 719 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[14] 498 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[62] 775 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[0] 1062 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_0_a2_3 510 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[113] 790 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[21] 459 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[9] 498 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.N_14594_i 703 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_4_2001_0_2 629 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[52] 872 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[5] 457 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1597 534 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[4] 623 31
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_RNIBR191[3] 471 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[32] 1037 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_22_3_1 739 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1517 309 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3055_1_ANB0 690 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[10] 620 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[18] 489 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI3GEK[12] 537 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[7] 441 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI9MNK[7] 536 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[31] 1048 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[9] 601 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 640 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[31] 597 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[47] 912 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[34] 856 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsRefill 664 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[27] 465 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[14] 610 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIMOOD[7] 673 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_17 490 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[48] 434 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[1] 666 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[19] 895 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[13] 593 202
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[27] 693 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_2[48] 944 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[7] 594 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a2_0[6] 448 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[22] 645 60
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[1] 902 82
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[1] 845 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/U0 427 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_22 244 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[25] 652 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_beatCnt_d_1_sqmuxa_0 487 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[9] 674 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][14] 566 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI431T[6] 507 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[17] 534 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram4_[0] 878 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[23] 650 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[1] 545 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIMJHS[13] 739 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_272_RNI8KUR 615 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_opcode[1] 516 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[23] 535 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common_a1_2 632 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_0 400 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[11] 558 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[21] 573 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 611 61
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_864 425 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[7] 720 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[12] 661 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value[1] 771 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[22] 464 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[23] 546 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[1] 705 138
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[1] 542 103
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_cZ[1] 532 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIJKU33[13] 513 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIKD1E[0] 694 153
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[6] 969 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[9] 726 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_csr_3[1] 532 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[11] 556 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[1] 705 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[2] 557 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_973 550 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state[1] 460 175
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[26] 978 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[4] 695 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_3_RNO_2 515 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_648 614 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 571 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1586 871 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 633 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[11] 721 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_15_0_0[0] 746 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0_RNIVAT01 591 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_31 792 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST1/U0 357 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_28_0_a2_0[0] 761 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[20] 721 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[2] 538 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_394 606 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[33] 863 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[0] 667 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_10_0_a2_0[0] 713 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[40] 693 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[17] 963 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2259[0] 704 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[7] 706 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[38] 912 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_5_sqmuxa_0_a2_0_a2 621 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[2] 841 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[6] 642 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[31] 650 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a3_2 745 198
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns_i_o2[3] 864 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_19 415 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_553 472 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_734 525 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[6] 673 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 1059 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[8] 542 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[26] 610 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d98_i_0_a3 814 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[45] 1062 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_1[5] 589 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/SUM_11[0] 616 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[2] 765 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1636[1] 717 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[26] 462 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 745 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_74 563 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[44] 904 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[78] 779 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[3] 702 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[27] 765 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[2] 571 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[55] 550 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_15_1 541 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7_0[5] 731 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[0] 543 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[34] 560 75
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[13] 842 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO_0 459 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[8] 664 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[2] 419 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[24] 456 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_25_0_a2_0[0] 771 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[5] 650 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[1] 566 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[48] 441 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 560 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[4] 547 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[7] 710 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_556 905 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[1] 662 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1220 432 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[5] 461 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[49] 738 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/ram[0][4] 571 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[1] 638 195
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[7] 976 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[44] 927 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST1/U0 692 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[23] 678 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[1] 1065 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[16] 742 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[36] 919 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[10] 680 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[29] 452 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[1] 1057 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[45] 938 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/U0 282 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1299 363 63
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i 954 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][17] 609 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIS4HO[19] 643 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIOH1E[2] 721 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[28] 465 180
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_0[0] 441 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[17] 669 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIF7MO2_1[10] 621 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNISBML 996 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[7] 712 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__ldmx[2] 531 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[6] 761 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[2] 564 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[1] 600 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_7_sqmuxa_1_3_0_RNI6BKG 370 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/completer_0_4 608 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[8] 622 78
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[4] 978 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_140 522 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_337 1049 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[16] 932 96
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_wen_0_a2_0_a3 533 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[25] 543 213
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_14[4] 573 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[36] 1012 91
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_27 925 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[24] 692 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[24] 670 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[5] 966 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[7] 626 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1275 497 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_137 295 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[9] 765 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i[2] 634 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1314 524 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value[1] 783 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_734 361 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[11] 468 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_403 703 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_29 798 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_fence_i 530 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[22] 711 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[13] 994 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 818 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[1] 507 124
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[3] 883 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_828 259 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3_RNIREKR 672 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590_3_0 639 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7_0[9] 728 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[0] 1051 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55] 545 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][3] 726 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_571 647 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[7] 716 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_1_0_1 433 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI7LFK[25] 499 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[10] 512 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[1] 559 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[20] 676 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI3VIFB 619 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_30 429 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[7] 723 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[28] 668 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[9] 754 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST1/U0 737 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[20] 809 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[19] 432 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_18 510 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0_[0] 638 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[5] 570 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[0] 546 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[54] 457 124
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_write 519 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 1044 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1545[0] 679 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST1/U0 777 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 918 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[10] 566 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40] 430 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[31] 977 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[30] 453 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIETCKT2[2] 960 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIINMU[19] 931 117
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNextEn 901 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[10] 1005 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_4_RNO_0 638 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[9] 941 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[21] 574 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[13] 707 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][0] 742 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[4] 408 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_461 1036 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[2] 1024 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI593P[24] 529 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[56] 481 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[17] 740 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[7] 682 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[2] 525 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[11] 499 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[4] 752 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1434 606 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[50] 781 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_108 217 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1357 1041 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[9] 567 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[29] 738 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[15] 959 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_34 521 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[1] 563 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2[0] 680 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[3] 452 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[13] 1058 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNID69I[1] 834 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[59] 963 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[15] 521 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_error_0.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] 637 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_249 1007 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_16 637 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_victim_state_state_0_0_a3_0_0 608 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[23] 737 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[31] 592 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNIJA0F[0] 717 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[12] 594 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[6] 560 33
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHTRANS_Z[1] 491 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[4] 547 213
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_132 319 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[25] 653 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 666 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag[2] 599 181
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[14] 840 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[6] 593 73
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_14_sqmuxa 932 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[29] 686 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[28] 972 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_531 983 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt_d[0] 469 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI351P[14] 566 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_59 814 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_9 537 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[4] 469 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_RNO[3] 440 6
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_340 883 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[1] 519 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[11] 463 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[1] 489 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[29] 728 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_634 632 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[0] 974 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[6] 713 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[4] 563 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_8_2 444 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[49] 798 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_innerCtrl_valid_4_1_1 457 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJLREB1[1] 823 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_4_sqmuxa_0_a2_1_a2 646 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[36] 910 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_24 521 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_0[3] 648 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[1] 528 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[21] 968 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[19] 743 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[24] 691 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[6] 541 213
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[13] 513 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m68_0_m2 606 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[0] 703 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[29] 561 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_937 842 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[33] 714 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_39 367 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[27] 903 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[4] 667 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/do_deq_2 714 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIA8E6T2[2] 943 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[0] 678 34
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[4] 918 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[9] 940 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[64] 446 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_req_ready_3_2_0 613 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][50] 602 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_0[7] 497 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1551 491 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[27] 768 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[47] 996 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_46 785 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[4] 695 180
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[0] 805 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/auto_in_d_bits_error_1_2 561 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[9] 454 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[6] 535 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[57] 596 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[39] 568 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[18] 467 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_o2_0 510 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[13] 426 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_16 560 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[20] 468 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[30] 638 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[9] 759 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[51] 955 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][18] 570 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_i_a3 883 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1090 199 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIIPJN[0] 628 141
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[17] 574 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[17] 538 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_4_1[0] 705 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40] 1000 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 812 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[27] 542 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 617 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[28] 666 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[15] 568 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_10 536 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_2[40] 931 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][17] 734 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI4IFK[22] 498 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[4] 720 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[25] 715 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[7] 748 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][1] 652 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_7 515 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[1] 548 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[17] 600 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a2_0_RNO_1[7] 607 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][12] 651 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[18] 604 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[12] 649 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[0] 548 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[19] 570 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[8] 890 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1937 575 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[23] 701 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[46] 961 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[119] 766 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[61] 860 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_i_i[2] 438 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8] 460 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_432 540 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[30] 470 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST2/U0 594 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[58] 776 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[12] 789 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[6] 606 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[27] 645 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[1] 1020 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_opcode[2] 447 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_485 634 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 557 100
set_location CoreTimer_0_inst_0/CoreTimer_0_0/DataOut_2_sqmuxa_0_a2_0 905 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST4/U0 306 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI1OGL[30] 638 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[20] 369 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[1] 371 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[11] 540 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8[3] 545 55
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[17] 881 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 562 84
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[6] 942 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[12] 478 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_63_RNIDAV7 622 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12] 617 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[43] 487 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[25] 753 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_336 227 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[8] 917 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 828 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[7] 691 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[9] 512 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 862 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_1[8] 488 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 726 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[7] 482 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_825 799 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[1] 988 142
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[5] 968 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_9_0_0[0] 714 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIQ54B3[1] 477 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIBNNQ[4] 739 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 1050 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[15] 523 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[26] 674 175
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[28] 817 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[7] 778 133
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl05 1002 78
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u 990 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[20] 636 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI3HUT1[1] 711 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIEMRO2[28] 700 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0[2] 706 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[0] 828 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2[0] 401 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[2] 714 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 550 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[14] 534 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[37] 809 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_store 549 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1720 599 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[16] 561 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[22] 547 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[4] 617 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[16] 561 166
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK 439 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[11] 484 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[3] 502 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 762 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[4] 536 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f1_cZ[0] 574 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_988 631 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[11] 657 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_0 546 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_5 535 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[12] 725 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[6] 500 114
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[4] 867 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[3] 742 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[20] 702 192
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5[6] 980 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 609 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[3] 744 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[16] 723 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1124 644 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[14] 518 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[13] 507 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_12 501 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[9] 741 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_406_1 612 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_1_d_ready_0_1 511 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_477 784 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[58] 958 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[2] 634 43
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[24] 690 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[7] 615 31
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_2_sqmuxa_1_tz 394 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_993_RNIGGG11 662 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIPIJ01[0] 499 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 713 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[46] 981 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_781 878 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[24] 693 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_o2[30] 645 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_163 1015 78
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[14] 952 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2155[2] 682 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_0[3] 629 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[5] 947 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[7] 669 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNI827PE[13] 426 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[14] 527 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1001 521 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[2] 662 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[13] 599 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[47] 926 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[17] 731 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[7] 610 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_1[10] 910 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIGRSU[45] 937 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1207 415 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_r[0] 493 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_2 750 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[57] 542 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7_0[6] 727 159
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il7_1_0 973 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_151 621 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[17] 565 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_15 489 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe5 828 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISQFOR2[2] 814 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[2] 575 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[19] 389 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[8] 647 183
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[0] 901 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram2_[0] 801 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[8] 600 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1489 477 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[84] 806 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_523 807 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[0] 1046 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[20] 557 184
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[17] 990 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST3/U0 264 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[30] 718 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[23] 506 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[49] 848 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[8] 500 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[2] 609 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[13] 729 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_662 308 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1158 804 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1225 246 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_567 473 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[4] 521 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[0] 671 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[29] 658 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[46] 642 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIIMQH[9] 706 156
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0[3] 901 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1558 1013 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[26] 529 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[6] 771 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST4/U0 479 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_valid 600 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/_T_28 602 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_15 500 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[56] 785 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[12] 600 196
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a2_5 475 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][11] 721 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[26] 509 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_3 500 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[63] 636 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_div 595 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[1] 534 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[3] 743 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_526 218 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1[0] 442 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 751 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_15 596 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[5] 731 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[18] 677 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[52] 894 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ll_waddr[3] 486 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[4] 694 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[7] 764 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 692 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[22] 826 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[17] 712 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[28] 677 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[4] 457 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1436 656 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[1] 695 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_m_3_i_a2_0[18] 646 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[16] 495 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI651T[7] 570 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[24] 655 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 741 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[21] 711 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[16] 500 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1[0] 631 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_2_0 398 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_0_3 630 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6[3] 682 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[13] 536 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[2] 797 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_RNO[56] 1045 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[19] 627 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[7] 988 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[7] 598 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHWRITE 874 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m227 722 108
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[12] 953 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[31] 691 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[37] 847 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIQEQH2[15] 498 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[19] 647 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] 702 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[57] 596 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[2] 659 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342[1] 668 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_687_5 511 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[17] 729 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[18] 703 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[23] 689 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[4] 730 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[2] 754 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[29] 737 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_92 388 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[5] 795 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[3] 529 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_replay_4 547 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[19] 526 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_o2_6 505 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[9] 699 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_8_iv_RNO[1] 519 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18] 439 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_19_sqmuxa_3 920 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[2] 654 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[31] 526 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[46] 1050 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[46] 1014 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_3_tz[6] 570 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[21] 641 211
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_RNIARRG[0] 786 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[13] 513 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_782 371 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 668 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_18_1 530 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_cnst_ss0 527 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1_RNI8CH27 600 42
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[29] 598 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 589 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[24] 687 82
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[15] 506 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST3/U0 284 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[23] 605 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[36] 779 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_890 667 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[12] 1019 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[63] 888 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 774 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[42] 1050 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI51H31[9] 625 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[16] 704 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1563 825 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1626 518 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[23] 391 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[4] 653 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_4_1[0] 630 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_445 818 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o2_1 845 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_4 680 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[59] 461 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIR5RG1[13] 378 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[18] 605 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/BRESP[1] 768 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[23] 609 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[34] 655 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[25] 466 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[6] 683 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[31] 653 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[11] 979 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[8] 527 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[28] 997 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 1050 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_w 614 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_31 557 84
set_location CoreTimer_1_inst_0/CoreTimer_1_0/TimerPre[3] 901 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid 462 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[28] 605 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[10] 533 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/nextActiveInstruction_0[0] 409 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[6] 573 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1583[0] 621 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_1_a0_0[24] 391 111
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[15] 835 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI1EEK_0[10] 536 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE13_RNIL6BQ 718 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_0_RNO[1] 716 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[8] 922 139
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[13] 926 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[52] 730 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[12] 822 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[4] 453 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/skipOpReg_RNIEBQF 426 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[9] 620 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1181 427 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 761 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_22_0_0[0] 768 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[4] 760 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_19 489 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_700_12 524 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[28] 1001 145
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_5 431 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[0] 751 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[0] 607 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.awe1 643 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_reg_fence_0_0 530 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[7] 696 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[22] 631 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe4 831 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_23 414 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value 544 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[30] 644 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_6 627 73
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[7] 1007 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram5_[0] 886 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[3] 701 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[9] 743 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[54] 560 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_16 933 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[3] 931 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[16] 508 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/m0_2_03_1_0 791 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[4] 568 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag[1] 589 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[5] 575 34
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_12_sqmuxa_i 943 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/U0 518 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[15] 1008 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[15] 466 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_12[4] 630 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt[0] 386 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][3] 713 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI7KNK[6] 534 78
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[11] 968 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_18 493 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_0_a2_0[0] 742 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 641 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[18] 729 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 562 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 821 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1065_1_2 536 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[6] 635 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_m2_0[10] 604 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[40] 789 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[30] 943 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[1] 555 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[25] 702 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[3] 625 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/un2__T_8_0_a2 434 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[60] 534 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_741 441 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.N_14597_i 691 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_342[2] 664 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[1] 621 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_0[0] 380 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[2] 696 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[62] 721 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNO[2] 536 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[22] 541 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[25] 752 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre71 477 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_304 377 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[16] 683 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1c_i 630 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_4[1] 392 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q 440 55
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[14] 508 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[54] 740 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[2] 701 172
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[44] 1014 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[12] 695 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1020[2] 505 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[2] 692 201
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[12] 859 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNID88H[1] 612 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[11] 572 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_RNO[5] 664 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2_a3_0_1_0_RNI9EVQ 519 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[31] 572 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[3] 663 183
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHTRANS_Z[0] 514 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[0] 721 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[4] 515 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[22] 707 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1617 134 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_21 484 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST4/U0 257 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[24] 687 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[23] 656 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[57] 737 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_d32_1_sqmuxa_i_0 908 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/ram[0][1] 573 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[29] 573 117
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[2] 940 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[24] 656 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_3_0[24] 390 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[1] 596 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[4] 624 30
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[17] 973 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 690 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI93T81[13] 535 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[1] 909 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[34] 955 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[45] 668 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[0] 601 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST4/U0 398 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[20] 695 63
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il4 994 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[31] 698 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIE5431[8] 510 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[42] 800 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_972 628 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 812 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[12] 726 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[10] 692 205
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_PenableScheduler/penableSchedulerState[0] 876 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[59] 532 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[15] 488 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 750 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_10_sqmuxa_3 909 99
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS[2] 898 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_33 508 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIE50S[26] 629 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[22] 726 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 720 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[7] 696 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[0] 476 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[8] 561 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[12] 514 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNO[3] 508 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m12 519 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[1] 1065 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[8] 970 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[1] 599 211
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST3/U0 260 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[20] 517 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_23_sqmuxa_0 923 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIG1S2R2[2] 920 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[41] 638 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2207_0 518 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_i_1 405 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1057 512 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_49 642 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[22] 521 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[38] 860 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_valid 686 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[2] 660 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_66 813 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_11 395 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_2 691 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[1] 614 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 642 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[50] 857 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[1] 502 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_sqmuxa_3_i_o6_0_o2_1 406 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_653 727 141
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[7] 966 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1_0_1[31] 716 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[2] 608 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_165_cZ[4] 703 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIB5K01[9] 528 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[0] 967 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_281 961 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNIVMIF 444 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[2] 803 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 811 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1482 860 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[15] 838 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_size[1] 527 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[41] 799 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[21] 1050 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un2__T_2130_1 502 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[1] 573 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[3] 561 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[38] 926 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_addrOffset_1[0] 703 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[13] 769 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0]_RNO[1] 594 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_872 942 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_0_o2[4] 656 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[10] 543 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1] 540 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[10] 649 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[23] 814 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[29] 513 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un2__T_792 568 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIPIPL[10] 752 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[15] 730 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_4_i_m2[0] 601 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_27_1 535 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[3] 708 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_25 502 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST1/U0 249 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[5] 517 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[35] 655 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][17] 630 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_63 524 210
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[0] 508 109
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[1] 993 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7012_RNIRSK12 476 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 760 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value 659 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_3 595 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[25] 731 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[7] 750 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[4] 505 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[5] 869 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIQ2HO[18] 637 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[1] 667 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[18] 476 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[26] 566 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIGDHS[10] 680 153
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[7] 992 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_24_en 596 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_742 268 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[35] 1005 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST3/U0 1002 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_GEN_50 405 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[4] 669 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[21] 715 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][22] 556 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIUITJ[3] 714 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[31] 991 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][2] 732 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[23] 765 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[3] 718 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[11] 554 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIUCSJ[30] 710 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 905 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[12] 979 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1] 917 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_572 894 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[4] 769 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 717 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[23] 711 157
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[16] 943 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[36] 507 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[10] 504 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[45] 679 118
set_location CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/GPOUT_reg_0_sqmuxa 897 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[45] 993 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[2] 575 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[5] 705 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[18] 563 202
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[4] 599 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[17] 656 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_121 332 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[3] 742 118
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV 430 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[86] 771 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[19] 932 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[8] 596 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[0] 722 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[13] 473 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[5] 692 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_ADDRReg_axb_0_1 716 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_705 706 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f0_0_a2_0[3] 574 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_893_1.CO2 506 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 560 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 612 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][23] 528 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_10_1 516 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa_1_i_0_1_o2 453 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST1/U0 279 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[3] 606 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E 1163 162
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[25] 623 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[3] 554 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[1] 670 100
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[29] 977 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[38] 906 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[32] 1016 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[14] 744 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe3 837 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[11] 988 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_sqmuxa_2_c 402 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[63] 874 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[52] 504 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_39_RNO 463 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_16_1 542 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[0] 546 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[8] 676 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1426 729 144
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[8] 934 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_452 606 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_0_a5[5] 503 114
set_location CoreTimer_0_inst_0/CoreTimer_0_0/DataOut_0_sqmuxa_i 907 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[28] 543 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2230_NE_0 501 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][3] 506 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32] 495 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[18] 669 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[34] 866 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[24] 680 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1107 394 87
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[27] 971 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1290 869 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[17] 596 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_0_sqmuxa 668 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1210 634 126
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[0] 919 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/un1_auto_in_a_bits_address_2 546 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[8] 565 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[15] 741 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[43] 430 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2_RNIR0LJ1 621 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[12] 727 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1279 985 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[10] 545 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_0_1[1] 860 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1628 668 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO_5 607 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_sqmuxa_2_0 401 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_167 614 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[4] 655 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[5] 761 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_35_RNO 443 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[2] 499 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/req_tag[3] 485 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[25] 717 202
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIHCO01[11] 420 108
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_6_0_a2 895 84
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[30] 989 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[3] 399 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_136 635 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[16] 690 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_auto_in_a_bits_address_1 453 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1[24] 729 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[30] 451 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[14] 505 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[1] 907 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe1_m2 529 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[29] 620 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47] 940 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[9] 697 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[3] 663 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[3] 659 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[12] 664 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[19] 672 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 590 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[5] 723 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI6JQJ[25] 655 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][47] 732 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[11] 398 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[19] 789 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[62] 483 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 772 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0[8] 454 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_1_RNI9IE0G[56] 433 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_wen 691 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[14] 592 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/un2__T_802lto8 526 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[20] 736 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[27] 1059 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2173_2 514 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[2] 545 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[1] 671 55
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_0[4] 442 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_298_5 634 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_63 470 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[4] 694 181
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIFF571[2] 502 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/full 559 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[26] 498 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_561[3] 706 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_0_3 838 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_23 488 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[2] 721 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[9] 534 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[5] 608 202
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2_2 453 12
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[13] 841 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[11] 568 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[1] 1039 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[13] 551 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/m0_0_3 487 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[6] 693 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[2] 862 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[4] 574 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[21] 665 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_d[2] 939 105
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIJJ571[2] 492 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[23] 536 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_1[0] 643 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[18] 944 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[15] 677 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_m1_e_0 624 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[7] 567 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_39 463 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[30] 557 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[8] 549 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102653 544 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[41] 828 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_4_RNO_1 537 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[2] 697 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_state_nss_i[0] 620 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_793 565 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_flush_pipe_RNO 553 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[16] 742 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[36] 400 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_993_1_1 665 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[23] 630 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[4] 652 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/RIDOut_cZ[0] 521 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[10] 480 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[6] 685 37
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_4_1_0 865 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][5] 740 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][24] 608 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_254_1 631 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[4] 649 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[15] 740 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[51] 487 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_6 418 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[7] 769 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[22] 984 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_4_sqmuxa 468 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[31] 1046 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[11] 681 160
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_16 972 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.awe1 646 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[3] 715 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[3] 664 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[19] 599 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[5] 1027 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_266_1.SUM[2] 618 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[39] 701 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[13] 494 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_tlb_resp_cacheable_RNI3TJ31 700 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[57] 708 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNO[6] 871 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[11] 709 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 600 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d124_0_a6_i 357 114
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[27] 487 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[15] 928 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNO[1] 514 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 618 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[19] 692 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedInFlight_0_1_sqmuxa 669 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[4] 561 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_23 481 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_valid_uncached_pending_0 631 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 616 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_2_tz[32] 369 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4P3KV1[1] 995 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m2_2_03 800 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[1] 1018 118
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[6] 498 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1009 608 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[12] 723 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST3/U0 237 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[27] 527 180
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK 416 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_605 843 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[64] 684 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[5] 575 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][1] 704 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[21] 506 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[7] 649 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[19] 670 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[21] 1008 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIE2QH2[12] 529 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[5] 596 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[9] 605 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv_RNO[32] 453 171
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[7] 930 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[0] 632 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[27] 462 189
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB 415 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKSE3T2[0] 1018 120
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[14] 427 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[4] 769 169
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1387 339 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[58] 490 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 919 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[4] 599 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[23] 548 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 1032 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUIQ2T2[0] 826 111
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_2[2] 966 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[33] 709 72
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIVK8A1[2] 499 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[10] 1019 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[12] 703 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 942 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[17] 681 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIPINAG 571 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/ram[0][1] 565 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_253 624 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[61] 536 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_wen[0] 691 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[22] 687 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_0_tz_RNO_0[48] 379 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[2] 505 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[2] 822 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIQPJS[24] 758 159
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[15] 844 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_362 695 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[0] 700 43
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_1_sqmuxa_0_a2_0_0 452 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[26] 670 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[25] 726 139
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[11] 500 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[28] 498 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_hazard 640 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[42] 663 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_o2[2] 679 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[24] 706 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[8] 542 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][16] 571 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[31] 570 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_7_i_0_1_a2 429 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[33] 747 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_9 548 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[28] 988 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[32] 1048 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[39] 979 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[21] 561 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a3_0_1 886 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[62] 842 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[1] 644 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[12] 640 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[26] 543 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_write_0_0_0_0 599 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[30] 530 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_18_ldmx 654 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 995 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[23] 695 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[33] 997 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[22] 680 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[63] 902 118
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2 1006 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o2[1] 613 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1070 471 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[7] 752 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe0 769 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[0] 676 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[65] 747 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[43] 864 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1817 572 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7KBKB1[1] 931 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[1] 666 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[22] 559 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[19] 637 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[4] 560 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][41] 754 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[60] 713 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNICQUT1[4] 661 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[8] 889 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[0] 447 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[47] 923 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[5] 731 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[4] 738 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_3[0] 505 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[4] 688 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1241 525 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[18] 555 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 610 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1581 1025 81
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[8] 897 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1537 460 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[27] 665 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[39] 993 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[22] 620 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_11[4] 645 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[3] 554 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[1] 605 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[33] 764 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[47] 680 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[18] 634 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_35 489 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[18] 637 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[54] 1004 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[11] 534 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_9_1 520 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_bypass_0_3 523 189
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[9] 501 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[55] 521 75
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[6] 895 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[3] 730 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[7] 759 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0]_RNO[2] 746 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_203 202 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[1] 698 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[15] 497 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_16_sqmuxa 931 96
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[23] 923 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNO[2] 816 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[52] 842 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 971 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[62] 761 84
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1] 917 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[43] 402 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[4] 726 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_rxs1_0 540 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST1/U0 791 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 646 61
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_0_0 895 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[51] 525 75
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[13] 926 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[32] 622 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_544[0] 701 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[0] 538 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[6] 470 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[10] 755 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[26] 669 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[16] 780 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_771 681 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[16] 615 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrAddrReg[2] 462 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[6] 756 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_689 633 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[55] 460 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[4] 462 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[23] 559 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_1_sqmuxa 460 45
set_location CoreTimer_0_inst_0/CoreTimer_0_0/TimerPre[0] 902 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_504_12_sqmuxa 628 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[12] 728 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[17] 674 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[43] 820 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_1_3 657 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[29] 830 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[56] 736 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[21] 1043 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[9] 646 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[3] 479 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIADDV[12] 588 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[17] 724 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNO[4] 864 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[0] 1013 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_623 643 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[21] 699 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIALLFV1[1] 933 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[18] 682 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][6] 714 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[2] 865 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 598 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[57] 727 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[28] 685 166
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI114 981 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[26] 729 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[6] 549 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[0] 484 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1] 499 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a3_2_5 753 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[9] 662 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[2] 590 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1[0] 717 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_20 457 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/RIDOut_cZ[2] 516 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[11] 516 195
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[18] 956 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[12] 440 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[2] 717 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0MJKT2[2] 901 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_28_NE 747 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[12] 642 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[3] 1055 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I 570 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[1] 632 31
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_d_i_a2_1[0] 874 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/m0_2_6_0 473 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][4] 706 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[26] 1053 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNIE8V05 664 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_mem_1_tz_tz 535 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_21 474 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[4] 712 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[58] 949 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1194 806 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[60] 933 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1114 605 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[1] 567 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/U0 598 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_570 634 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.SUM[3] 716 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3[0] 704 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_0[0] 479 195
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[7] 926 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1__T_1593 517 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[28] 552 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[13] 498 174
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[17] 868 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1495 668 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[9] 752 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[40] 950 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[0] 497 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[4] 731 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[55] 461 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[0] 802 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST3/U0 236 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[19] 537 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][19] 593 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[76] 777 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_9_RNO 499 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[5] 686 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_20_RNO 634 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_14_RNO[20] 634 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[61] 964 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[40] 1012 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[1] 767 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIANJR12[1] 930 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[37] 973 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[28] 492 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_1_1 389 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1239 1031 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[31] 992 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[0] 868 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST2/U0 870 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3SBA[6] 764 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[7] 868 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_17_ldmx 645 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[13] 535 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 928 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[1] 719 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_mem 516 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[27] 461 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[19] 1000 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_83 779 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNINUSI01 381 129
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count15 527 99
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6 429 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIUAR43[23] 497 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7[1] 603 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI55NI2[25] 520 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[15] 708 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[13] 646 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[29] 656 27
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[4] 418 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[7] 593 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST4/U0 781 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2230_NE 499 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST2/U0 714 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[13] 707 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_278 1025 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[9] 520 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1215 710 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[37] 914 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[26] 1029 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[23] 874 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[4] 688 159
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[0] 424 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[11] 514 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.awe7 830 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNIVOMS[4] 651 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_error_0.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0__RNI24PT[0] 636 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2205_1 518 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURST_i[2] 510 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[11] 703 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[3] 722 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_422 550 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[31] 693 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[9] 558 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[18] 738 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[8] 680 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[46] 416 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[29] 533 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[20] 644 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[60] 934 154
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_17 955 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1188 390 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[50] 779 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_555 317 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[6] 395 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[1] 562 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[9] 653 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[18] 436 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[0] 820 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_1[1] 530 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEHDFV1[1] 1041 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[0] 614 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[60] 874 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[3] 720 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[31] 680 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[22] 613 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[57] 730 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[3] 560 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[40] 508 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_i_i_a2_0_1[2] 433 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_367 805 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[16] 507 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[6] 609 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[24] 530 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[13] 674 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[1] 652 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[18] 733 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI71T81[12] 531 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[28] 729 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIHN5P[39] 483 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_167 328 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_0[1] 620 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_19_RNO_0 649 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_25_1 571 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIM3PIR2[2] 774 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_9[1] 558 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[4] 509 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[5] 699 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_4 595 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[2] 610 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[62] 537 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[60] 870 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[27] 766 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_28_0_a2_5[0] 719 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] 762 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1_0[0] 622 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[0] 593 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[19] 878 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_38 791 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[9] 470 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[42] 1017 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[30] 658 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[62] 811 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[6] 669 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIQRLH4[18] 489 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore_drain_RNILNU21 672 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[12] 669 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_RNO[0] 672 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_i_i_a2 827 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_562 621 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_870 331 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_xcpt_r 602 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_385 599 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][5] 733 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[6] 626 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[47] 939 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[17] 745 193
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa_0_0 894 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_8_ldmx 630 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[41] 956 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[16] 469 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[10] 570 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[23] 878 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_tag[3] 543 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 741 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[2] 683 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[14] 770 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[23] 686 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/U0 703 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[52] 535 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[40] 515 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_554_1 626 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[49] 801 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[56] 799 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un1__T_748_1_1 558 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[5] 669 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1524 230 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[1] 1067 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_10_6_0_603_i_i_m3 392 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[58] 949 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_213_0_sqmuxa_1 493 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/hartExceptionWrEn_0_a2_0 527 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[54] 986 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[10] 571 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[12] 442 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[1] 620 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram6_[0] 801 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[23] 715 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_opcode[2] 525 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[10] 568 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[23] 380 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/U0 400 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe0 542 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[21] 638 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[1] 482 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[1] 525 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[12] 572 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[3] 716 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_16_0_0_a3_1[0] 772 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[56] 692 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause_4[2] 602 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[2] 715 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_d_i_0_0_o2[2] 424 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[4] 702 99
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1[3] 986 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[27] 663 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[25] 510 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_a0[32] 392 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST1/U0 223 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[14] 593 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690_2_0_a2_0_1 509 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[20] 713 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[3] 611 202
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1616 495 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[24] 778 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 753 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[21] 568 106
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.N_709_i 516 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[12] 457 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIDM9HE[0] 430 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[61] 976 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch[1] 628 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_misaligned_i_o2 588 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[3] 770 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/resHi 458 175
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_976 889 141
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_i_1 882 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_o3_0_0[0] 831 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[8] 880 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1604 275 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[27] 753 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[3] 982 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[6] 562 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_9 658 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[0] 626 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_1[2] 740 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_51 477 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[6] 755 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1258 653 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNIKT1BE 425 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[0] 507 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[56] 800 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[0] 563 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_93 766 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[11] 722 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/_T_27_0 566 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[18] 699 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[45] 434 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[23] 379 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057_859_0 553 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[26] 1051 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_28 789 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI0R0I2[29] 501 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[2] 486 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[0] 469 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[0] 648 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[20] 680 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[20] 409 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI5OCL[14] 621 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_984 1000 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI52LP[14] 545 87
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[19] 986 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[69] 761 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[40] 363 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_1_ram_1_0_0_RNO 699 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[47] 430 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[0] 539 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[6] 569 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[61] 952 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[62] 535 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][3] 755 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[10] 516 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[11] 488 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_561 306 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[12] 527 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[53] 572 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[42] 1066 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[20] 471 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[3] 712 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[2] 561 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[23] 659 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[5] 752 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[57] 653 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[46] 422 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[7] 443 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[4] 491 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_664 862 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[11] 673 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0[2] 862 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIBH5P[36] 506 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[15] 926 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_876 483 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[49] 451 183
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2] 1015 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_967 873 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1395 779 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656_RNO_0 721 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[36] 778 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1315 378 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[56] 732 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[15] 524 61
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[14] 849 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_25 489 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[22] 991 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[37] 643 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_275 654 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 538 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[16] 559 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[36] 572 132
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CtrlReg[2] 907 88
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0Il[1] 972 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[3] 669 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3_RNITEKR 695 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[28] 665 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m215_6_03_3 620 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[9] 567 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[0] 665 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[59] 1036 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1751[2] 597 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 556 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_38 884 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICHJJV1[1] 1037 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7[1] 613 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[10] 508 43
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_RNO_0[31] 566 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_757 403 69
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[19] 856 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[3] 530 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[2] 607 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqValidReg 423 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[6] 719 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[22] 705 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[63] 546 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[38] 898 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[56] 650 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_0[28] 622 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[25] 711 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[6] 675 169
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI15FCF 436 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[11] 655 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI471LT2[2] 929 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[36] 982 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[15] 506 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[39] 1003 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_859 356 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6[1] 683 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_605_1[2] 692 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_493 704 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][6] 733 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_validc_2 572 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][5] 681 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_14 413 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI0A3S[9] 710 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[31] 692 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[22] 494 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscCount[2] 615 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[6] 609 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[49] 963 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[8] 539 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[17] 621 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[16] 434 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_58 806 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 590 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[0] 636 105
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[5] 922 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[8] 637 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d125 909 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST2/U0 220 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[9] 404 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[28] 649 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[10] 407 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[17] 643 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[9] 547 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIL62B1[12] 460 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1547 785 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[41] 882 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIODJI12[1] 1043 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0_a2_0[0] 853 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[2] 705 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[37] 790 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRDBEB1[1] 1042 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_132 627 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[20] 573 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[19] 657 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[63] 958 106
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1 577 206
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1436_r 656 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[5] 656 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[28] 650 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_773 678 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 628 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[60] 1022 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[11] 723 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7_0_0[3] 621 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24] 510 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[12] 510 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[13] 456 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[9] 449 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[32] 1064 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m4_1_RNIEJ8R2[23] 702 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[6] 633 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIOT9I[11] 725 153
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[13] 951 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[32] 989 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[18] 476 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[16] 477 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[19] 719 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_569_5 711 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[43] 869 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940_7_0[2] 623 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[8] 700 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[1] 520 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI53RM[18] 604 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[15] 653 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[12] 541 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[2] 544 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIK93JV1[1] 932 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST3/U0 239 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[16] 358 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[34] 998 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[28] 403 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[10] 544 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[6] 617 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_345 417 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value 613 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[59] 764 88
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CtrlReg[1] 901 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[19] 714 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1196_3[4] 554 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[19] 748 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1221 236 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI6JR43[25] 500 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[9] 662 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[52] 856 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[25] 530 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[35] 1012 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_d_i_0_0_o2[0] 429 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe1 775 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[5] 764 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[52] 828 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[2] 514 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_15_0[0] 751 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[2] 553 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_2_i_o2 867 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[45] 1019 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[63] 1052 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[28] 622 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[2] 546 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[1] 986 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[63] 965 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[53] 721 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[51] 649 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_604_0_0 643 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_o3_tz[1] 825 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[52] 595 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[3] 644 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIBRU31[4] 632 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[5] 706 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[33] 768 159
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[9] 596 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[5] 589 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdTranPendReg_RNIGE0Q_0 821 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[23] 848 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[7] 748 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[109] 761 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 810 82
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIJHFA1[2] 510 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[33] 744 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[3] 598 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[22] 693 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_awe1 607 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_m_3_i_o2_0[12] 605 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[13] 712 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[30] 705 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI9F5P[35] 561 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST3/U0 697 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[11] 633 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[42] 1052 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[24] 588 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[41] 454 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[31] 723 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/m0_4_03_2_0 760 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[12] 511 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0__RNILQAQ[0] 714 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI05MU[10] 940 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[32] 454 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 603 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[22] 640 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[16] 700 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[70] 643 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/wb_cause_RNO[1] 646 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_748 764 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[5] 621 78
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[4] 879 85
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[9] 898 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m3_i_a3_2 368 114
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[6] 940 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[7] 639 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[8] 605 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[56] 798 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 617 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause[1] 672 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNII0VT1[6] 728 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_9 249 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[31] 716 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_0_a3_0[79] 640 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1270 249 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[60] 558 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1363 569 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[57] 755 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1496 939 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1416 432 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1249 1047 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[22] 594 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[7] 518 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[35] 1017 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[2] 683 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_944 725 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[13] 1030 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[14] 508 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[56] 504 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_m2_e_2 424 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[37] 1003 87
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l[2] 952 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_4_ldmx 631 63
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[13] 958 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1284 625 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_0_1 842 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1082_1[1] 614 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[3] 608 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[21] 524 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_1[0] 733 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_3 549 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[29] 824 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[26] 750 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[9] 703 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST2/U0 219 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[56] 849 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_525 920 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_5_0[0] 739 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[38] 969 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_a2_1_0_a2 419 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[22] 476 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[34] 794 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[16] 629 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[9] 569 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[34] 806 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[31] 650 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[41] 884 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_9 546 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[27] 667 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[17] 668 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_cause[31] 614 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[22] 722 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[3] 607 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[15] 949 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 635 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_21 555 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[26] 1073 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4] 883 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[8] 596 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__ldmx[5] 535 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/reset 614 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[31] 512 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 836 133
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[1] 915 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m211 723 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[53] 980 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[21] 692 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_270 535 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/auto_in_0_d_valid 664 153
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1II.CUARTl0OI4 951 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_12 394 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[27] 519 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_28_NE_0 846 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[48] 593 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[39] 789 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_5 535 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIVHCL[11] 638 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[5] 704 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[29] 677 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[18] 665 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 642 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590_3 659 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[29] 537 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_5 594 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 602 85
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[9] 934 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[27] 570 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIU5CI[23] 699 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[5] 846 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[1] 893 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[32] 1001 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[47] 965 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[15] 865 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[0] 488 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[7] 614 199
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[10] 503 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.awe1 617 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 644 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 753 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m219_6_03_3 610 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m63_0_m2 563 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST2/U0 1005 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[1] 595 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[28] 693 33
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[2] 970 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[54] 1052 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[23] 881 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1382_RNI512M 656 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1061 953 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[42] 566 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[60] 903 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/_T_560_a0_7 458 60
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_m_i_a2_5 842 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[4] 729 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_16 510 195
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[26] 988 87
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_2[0] 908 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_state_ns_0_0_0_a2[5] 614 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[4] 749 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 629 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/do_deq 607 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[25] 656 189
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[4] 965 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_2 407 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[17] 412 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1267 658 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[17] 665 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tl_out__c_bits_opcode_i_a2[0] 688 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[34] 887 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[31] 955 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[63] 656 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_1_5 519 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_284 686 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[7] 691 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 681 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[8] 566 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[7] 593 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[23] 691 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[12] 516 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_8 534 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_1[9] 625 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST4/U0 859 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[22] 797 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[11] 724 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 643 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[28] 720 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[14] 593 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[0] 593 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[0] 748 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[9] 556 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[6] 661 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[12] 650 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[50] 877 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[3] 791 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[61] 925 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[7] 730 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[31] 786 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[29] 664 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_dmode 623 190
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[5] 596 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[27] 550 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ex_hazard_0 558 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[58] 1029 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[21] 604 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[3] 517 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 590 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[5] 622 187
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_8 533 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[0] 974 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[29] 454 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[13] 652 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_6 690 168
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[16] 858 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[58] 545 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_3_2000_0 598 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0_AND_INST3/U0 588 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[0] 912 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST3/U0 816 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[25] 762 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_788 756 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[53] 763 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[13] 728 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[62] 850 145
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[11] 493 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_2_1 413 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[30] 758 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[57] 739 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI8LUU[50] 884 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[0] 590 211
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_28_1 529 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[27] 665 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3055_1_CO2 690 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_11 501 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[7] 718 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_34 374 63
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[28] 827 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[13] 599 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[0] 541 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mie[7] 667 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/isHi 462 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m3_RNIMQ101 538 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_20 500 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[15] 439 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[3] 525 172
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un58_0_iv_RNO[1] 879 96
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[5] 941 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[7] 463 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[12] 432 123
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[15] 510 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[119] 799 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[14] 694 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[2] 730 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[26] 477 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_2 598 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNITFCL[10] 647 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[6] 980 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d97_i_0_o3_0_RNIQBT51 813 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNIV1031[3] 698 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[7] 500 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[19] 916 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_4_RNI2BGCD1 629 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/un2__T_471_1.CO1 742 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[1] 696 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[7] 497 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[4] 544 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 643 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_1[0] 744 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 630 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[22] 544 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[9] 535 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470_RNO_3[7] 751 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_GEN_43_1_0_i_m2 397 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_interrupt 627 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[56] 879 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_8 543 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[1] 559 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[28] 1043 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[19] 727 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1_0[60] 446 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_i_0 706 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_valid 689 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_i_i_o2 812 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[1] 562 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/value_0[2] 538 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 1062 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_0[2] 633 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[24] 762 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[12] 650 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[60] 907 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[27] 519 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[28] 750 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNI13LM[2] 725 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr[2] 490 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_0_tz[32] 368 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[5] 547 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIB94H[7] 759 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[0] 483 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1040 364 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_a2_0_3_1[1] 827 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST1/U0 986 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_476 701 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_2[0] 379 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[24] 1046 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST3/U0 877 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_1_0_a2_0[0] 732 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[7] 823 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/m0_0_0 523 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590_5 638 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[25] 752 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[12] 961 115
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0Il 990 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 608 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[47] 515 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_0_RNIKQNGD1 378 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_8 565 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2_0_sqmuxa 618 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[11] 755 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_727 330 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_381 598 117
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[5] 980 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[10] 698 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[38] 894 157
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[7] 859 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[1] 477 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[4] 457 61
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_919 224 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe1 555 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[21] 520 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_0[16] 461 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_30_RNO 623 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[17] 559 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[62] 862 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[9] 396 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1823[2] 571 72
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_3_0_0 439 6
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8 1002 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_829 756 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[12] 511 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBErrorReg_RNI0CNS 938 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[4] 725 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNIPQU61[3] 612 108
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[2] 846 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[6] 704 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_564_1 615 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[2] 524 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[20] 536 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[0] 415 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[11] 470 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[35] 446 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_2[48] 360 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJ3V31[8] 662 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_reg_fence 531 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[2] 546 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[57] 722 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i 488 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[10] 704 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2 459 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[60] 532 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[38] 961 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[4] 989 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][1] 749 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_nss_i_i_a4_0[0] 459 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_27 788 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[20] 539 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[1] 726 45
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK 398 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 673 73
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_5 402 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 737 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[23] 479 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_110 800 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[44] 788 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[37] 995 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNIRAML 979 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_12_0_o2_0[0] 761 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI33TM_0[26] 554 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/int_rtc_tick 535 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKMP5Q2[0] 910 132
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl0OI[3] 965 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 652 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[11] 971 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[29] 679 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value 561 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[6] 761 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_5 632 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[10] 703 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[22] 809 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_605_1_0[6] 691 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_Z[1] 562 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[30] 719 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[48] 797 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[20] 735 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[12] 743 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0_AND_INST4/U0 620 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[0] 603 34
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNISEO7[2] 518 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[28] 545 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[18] 667 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[37] 846 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[26] 666 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[54] 1026 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[8] 477 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[26] 695 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[3] 538 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_24_0[0] 769 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[16] 411 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[9] 926 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_xcpt 602 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[6] 668 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_257 273 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 555 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[7] 760 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[6] 971 103
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[10] 871 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_742_1[2] 591 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[39] 977 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST1/U0 766 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[14] 622 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 916 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_2 554 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_808 908 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[8] 685 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO 433 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[34] 819 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa 852 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f0[1] 837 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 688 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[45] 990 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[10] 1047 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNIRS08 1013 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[5] 401 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 661 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[63] 898 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[40] 902 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size[2] 553 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[31] 982 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[25] 593 79
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB 414 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[24] 416 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH 545 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[57] 723 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[23] 532 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[7] 596 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[31] 633 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 983 115
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[3] 985 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[4] 546 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m44_0_a3 523 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/hartHaltedWrEn_0_a2 523 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_284 619 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHWRITE 514 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 705 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[8] 885 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2180_4 488 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_31 789 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[3] 690 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[7] 819 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[26] 595 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST1/U0 1001 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[37] 879 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI44KS[29] 756 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[50] 527 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m49_0_a3_0 518 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_835_0_a2 502 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a4_0_0_0[5] 447 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[11] 679 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[12] 975 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[0] 656 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[23] 546 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[27] 537 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6N06T2[2] 962 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][4] 750 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[40] 787 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[6] 529 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[3] 451 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[5] 562 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1230 1026 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST2/U0 356 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[60] 459 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[58] 762 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_814 712 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[3] 653 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 706 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[31] 1050 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[62] 454 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[1] 894 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[18] 525 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST2/U0 296 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_ss0_RNIAPKE1 501 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[27] 652 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_57 802 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841_1_2_RNI6LBV 510 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[1] 619 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[5] 546 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI3D9P[50] 480 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[31] 657 157
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1601 709 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296 545 201
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[14] 927 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[30] 655 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[20] 737 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_31 402 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[4] 612 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[62] 848 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1275 875 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[16] 417 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[16] 412 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_5 499 198
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_11_sqmuxa_3 906 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[25] 983 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[0] 698 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIAEQH[5] 666 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_m2_e_4 427 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_282 667 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_RNO[4] 405 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_3 548 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[25] 728 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_1_0_0[0] 740 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[1] 616 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[15] 609 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[19] 730 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[2] 546 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[19] 669 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/RRESPOut9 861 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[1] 657 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_109 798 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa_1_1 929 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][10] 625 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[5] 670 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_14 658 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI76NP[24] 529 84
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHTRANS[1] 836 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_410 656 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_417 723 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_35 765 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_mask[2] 706 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[61] 458 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2202_NE_1 482 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[7] 760 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][45] 663 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[2] 555 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1563[1] 705 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_valid 573 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][15] 633 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[25] 692 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/un2__T_1630_0 704 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[10] 493 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[0] 500 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[11] 493 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[4] 548 213
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_20_1 537 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[25] 631 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIFO891[7] 536 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[57] 737 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[12] 434 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[16] 550 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[12] 556 108
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[18] 931 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42] 1003 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/resHi_1 458 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[8] 620 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[18] 565 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[39] 970 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1821[3] 568 72
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a2_0[3] 958 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[57] 712 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_26_1 530 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[11] 573 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[7] 710 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[7] 731 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe0 829 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[9] 690 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2 633 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[4] 559 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0__RNIVSMD[0] 543 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 774 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1433 652 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[5] 714 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[8] 619 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[24] 523 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[0] 712 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 659 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3] 880 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q 470 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[58] 939 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI2ACI[25] 751 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_cmd[2] 713 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[19] 731 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[15] 707 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/SIZEReg[0] 767 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[110] 737 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_0_03_2_0 525 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 636 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[11] 636 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIDM891[6] 535 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[51] 465 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_341 250 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_2 509 150
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[25] 992 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m13_3 391 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_m3 459 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_1631_3_sqmuxa_i_o3 644 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_515 703 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_950 544 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[9] 745 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a2_2_RNI02IT 427 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIOHNAG 568 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[10] 754 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[46] 1025 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1594 618 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_awe1 725 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1514 596 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_23 532 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[39] 987 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[44] 919 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/req_tag[0] 481 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_454 632 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[12] 450 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[44] 899 124
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1 992 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[1] 631 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_21 402 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIB7JV1[1] 859 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO_0 549 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[3] 1049 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_8_RNO 657 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[23] 682 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 667 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[14] 736 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[31] 968 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/U0 677 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[17] 669 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_606_1 702 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrEn_0_sqmuxa_1 784 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[7] 624 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_o2[0] 659 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[28] 686 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKL8C22[1] 737 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[8] 929 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[20] 800 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa 899 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[26] 1051 121
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[41] 1009 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[6] 551 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[25] 648 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_614_4 643 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1808 569 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[24] 978 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_enq_ready 558 84
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[11] 985 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[13] 754 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[22] 791 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[6] 675 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[16] 644 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[35] 994 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[26] 652 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2[24] 659 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[42] 1006 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[43] 1015 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[1] 615 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d7_i_o2 761 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[38] 892 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1420 752 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[28] 948 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[9] 705 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[57] 1047 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[14] 744 195
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[3] 830 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[15] 602 211
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_983 365 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[41] 569 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[19] 976 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[9] 797 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[60] 479 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 595 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNI2MKM[2] 649 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_904_1 509 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3 694 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[20] 700 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_58 525 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIEN9HE[0] 442 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI8LQJ[26] 654 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[6] 694 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[7] 597 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_o2_0 404 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIU3AI[14] 706 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[27] 763 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[5] 885 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[30] 574 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[17] 640 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[9] 928 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][24] 631 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_495 703 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[6] 611 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[44] 921 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296_1_0 544 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[0] 504 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1288 358 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[12] 510 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_486_0_I_57_RNI12P41 601 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_0_a2_0_RNI25581 450 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[31] 511 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[44] 752 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[19] 715 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/busyReg_2_RNO_0 450 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3238_ma_ld 632 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[38] 854 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[26] 573 175
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST1/U0 218 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_0_i_o3_RNIEB6L 909 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[19] 489 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[38] 856 127
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[8] 924 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[62] 822 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42] 429 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[5] 651 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[35] 1010 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3_RNI4E7R 673 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[27] 1051 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[6] 663 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[30] 892 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[29] 513 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[23] 691 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1375 921 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt_d[2] 463 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/U0 701 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[35] 967 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[4] 597 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[1] 985 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[11] 551 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_778 496 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[31] 722 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[23] 552 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[19] 480 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[8] 925 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3_RNIBMTM1 682 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 614 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 627 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[16] 1046 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[4] 651 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/value 600 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_8_0_a2_0[0] 744 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_0_cZ[4] 558 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_7 633 73
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_d_i_m2[2] 779 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_281 458 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIEMGO[12] 638 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[8] 665 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1350 741 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO 921 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[19] 573 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_503 783 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMIMOQ2[0] 919 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[0] 552 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_RNO[17] 381 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIDDF3F[0] 422 126
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PSELSBUS[0] 896 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 544 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[1] 878 112
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2 433 9
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[0] 863 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[5] 571 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 716 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32] 1032 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6LL3T2[0] 931 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[32] 1066 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] 767 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[62] 445 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[35] 771 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[21] 696 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[20] 649 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_319 652 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_1_i 898 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[2] 485 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[0] 1021 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_506 293 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[63] 897 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[13] 1040 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[19] 569 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[3] 726 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_242 328 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[6] 717 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[17] 613 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_522_2 739 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_124 794 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_addr[0] 588 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511_1[4] 653 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_5[2] 394 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[47] 512 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[39] 1072 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][2] 708 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST4/U0 593 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST3/U0 876 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[4] 808 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[5] 557 70
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBWrDone_edge 813 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[28] 446 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[17] 642 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[3] 998 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe3 750 114
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[11] 949 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[5] 702 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[29] 513 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[5] 715 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[6] 609 34
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_1[1] 987 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_800[43] 662 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_1[0] 570 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[26] 630 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[72] 631 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[29] 685 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/take_pc_mem 600 180
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[2] 964 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[38] 934 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[42] 1055 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[44] 942 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[35] 770 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_mem_1_2_1 523 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIVQVH2[10] 549 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[85] 745 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[43] 875 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[57] 739 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1069 362 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[2] 623 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_10 566 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_159 875 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[0] 604 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_971 642 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[16] 720 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_2_d_bits_size[0] 546 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_40 464 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[30] 893 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[5] 646 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[48] 796 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[39] 487 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[11] 766 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][20] 545 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST4/U0 764 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2_DMSTATUSRdData_allnonexistentlto9 464 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_558 546 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[3] 662 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_o3_1 811 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_10_RNO_0 488 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][0] 751 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_6_sqmuxa_1_i 942 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[5] 570 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[19] 691 48
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[8] 982 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[4] 528 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_sqmuxa_i_0_0 401 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_d_i_m2[0] 496 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[17] 481 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 836 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[19] 915 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIV5UA[13] 377 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[6] 639 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[3] 612 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[24] 540 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[1] 702 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[14] 864 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0_RNIOKIP 590 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[8] 891 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[2] 565 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[67] 554 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[26] 1052 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIU8U21[7] 645 138
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[6] 974 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_1 911 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[21] 510 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1322 421 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[25] 762 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833[1] 504 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1291 531 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[1] 545 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1211 362 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[43] 787 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[7] 645 78
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[13] 962 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 912 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[64] 761 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[23] 679 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/io_xcpt_st_u 634 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[12] 506 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[26] 633 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[5] 623 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a2_RNO_2 445 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 684 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[7] 683 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1235 414 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 1024 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[14] 735 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_4_0_o2[3] 604 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[5] 751 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[27] 665 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[4] 467 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[10] 533 174
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[6] 925 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[2] 498 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO[6] 491 117
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_tz[1] 918 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d53_0_o3_i_o2_RNIMUUB 378 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 721 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[2] 703 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_4_0_a2_0[0] 734 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[19] 709 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8] 506 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[27] 660 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[9] 487 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[14] 602 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[0] 562 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 598 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[9] 636 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1564[0] 667 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[13] 667 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1655[0] 718 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[0] 633 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_RNI0OJ53[0] 596 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[3] 573 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[23] 835 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1] 1013 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[17] 471 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][6] 749 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_mask[0] 701 169
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[21] 542 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[2] 551 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[53] 818 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI8GCI[28] 744 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[9] 540 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[40] 888 124
set_location CoreTimer_1_inst_0/CoreTimer_1_0/IntClrEn 906 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[5] 442 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1680.ALTB[0] 715 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[2] 649 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_188 633 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[11] 674 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[2] 561 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[13] 437 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[20] 570 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[34] 818 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[20] 756 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[28] 998 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_742_0_1 590 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[18] 489 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNO[1] 740 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[1] 627 34
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[3] 465 106
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[5] 870 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[41] 879 133
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1 1003 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[7] 796 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[60] 730 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[5] 706 187
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1240 271 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_943 356 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[3] 658 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_0[2] 649 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[18] 600 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1476 929 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_1_sqmuxa_0 446 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[2] 526 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[6] 615 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_651 1034 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[3] 685 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[49] 635 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2CAER2[0] 936 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[7] 616 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[8] 562 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_RNO[16] 453 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[24] 608 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_126 712 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNI0JP05 499 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIORAFQ2[2] 823 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[49] 968 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1381 482 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_2_RNO_0 665 69
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l[0] 950 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_addrOffset_2[2] 702 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[8] 818 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2262_0[3] 700 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[0] 709 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[33] 766 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram6_[1] 960 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/_T_3055_v_i_0_cZ[2] 686 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[20] 550 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[27] 649 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_34 434 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[43] 1006 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_14_1 549 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[17] 526 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR[29] 480 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2[0] 953 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_0[1] 774 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_1 550 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_0_0[32] 365 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_220_RNIPJFI 605 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 1038 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[0] 700 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_4_RNIDAN492 618 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[34] 855 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[22] 798 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[26] 500 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[68] 671 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_9 634 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_replay_4 559 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1819_0_0[0] 597 72
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a3_RNILTVQ3 472 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_3 497 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[2] 811 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_3 700 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[16] 678 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1636 340 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[29] 598 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[17] 971 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[1] 661 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[21] 635 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[29] 873 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa 932 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[0] 674 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNIVHV8G 424 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[25] 475 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_457[0] 560 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[39] 401 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[31] 986 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/ARREADY 770 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[37] 845 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[6] 1048 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4_tz[48] 418 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][19] 560 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[27] 906 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[12] 639 60
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count20_i_0_RNIQEN51 509 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1102[30] 675 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIKNHU[22] 555 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[27] 660 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[32] 1050 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[3] 826 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_1_i_o2_0_a2_0[9] 860 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST1/U0 765 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[0] 767 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[2] 608 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNISUJ71[2] 547 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[44] 440 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt[0] 861 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[57] 458 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[4] 675 204
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_920 574 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBError 442 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102633 492 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][1] 697 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un3__T_703_1 726 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[20] 750 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_15_RNO_0 487 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[2] 477 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[21] 1022 121
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_510 367 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[14] 1046 121
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[31] 734 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_424 594 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[4] 618 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[24] 737 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[5] 470 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[0] 385 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[24] 683 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_2[1] 773 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[28] 497 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[21] 1034 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[23] 389 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[22] 819 81
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK 400 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 599 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1574.ALTB[0] 620 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_validc_2 567 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[50] 461 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSWrEn_0_a2 475 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[23] 658 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_487 615 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[1] 526 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1335 898 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_9_sqmuxa_i 907 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] 565 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[1] 717 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[17] 554 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[27] 964 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_49[1] 671 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 666 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[29] 776 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[23] 652 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[1] 800 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][6] 640 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[26] 636 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[7] 701 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[17] 690 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/value_2 614 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_118 781 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[38] 403 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[0] 627 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[7] 666 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_5 339 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[7] 755 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[34] 555 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[19] 637 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1636_RNO[0] 682 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[21] 605 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_3_sqmuxa_1_RNILGLE 458 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[14] 527 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[3] 545 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI5D7P[42] 500 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_1 633 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[22] 778 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[25] 660 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_5_sqmuxa_i 910 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[38] 852 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQ9HM12[1] 1040 123
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[1] 915 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[2] 547 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[43] 605 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[27] 923 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst_RNI2IBP_0[9] 448 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[24] 451 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_mem_hazard 560 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_GEN_13_2 620 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 722 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 728 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO_2 547 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_5 895 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_1[2] 592 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST1/U0 460 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg[1] 915 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 718 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1_3[3] 666 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_0_0_1[0] 378 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[4] 702 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_3_ldmx 655 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[10] 1025 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[62] 642 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_283 652 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 759 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[7] 720 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[6] 458 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[15] 649 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[42] 412 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO_3 518 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_8_sqmuxa 930 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_73 765 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_Z[0] 556 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_165_cZ[5] 702 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_27_0_0[0] 776 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][3] 762 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[24] 980 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_d_0_sqmuxa_0 803 99
set_location CoreTimer_1_inst_0/CoreTimer_1_0/TimerPre[2] 910 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[31] 536 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[52] 833 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29] 512 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI8FOU[23] 877 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_829_1.SUM[1] 741 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[48] 800 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_318 255 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[37] 842 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[13] 700 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[2] 607 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[6] 602 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_0_a_valid 540 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[7] 561 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_3[4] 641 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[15] 609 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_10_6_0_344 501 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_811 261 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[6] 571 31
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[31] 938 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/empty 649 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_13 700 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[1] 499 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[11] 565 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/maybe_full 719 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_15 489 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_12 470 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[23] 868 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[2] 1028 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_10 700 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[9] 621 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[4] 721 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[7] 524 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[63] 471 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[22] 541 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[3] 818 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2_DMSTATUSRdData_allnonexistentlto9_5 465 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[23] 526 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1[11] 685 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[3] 457 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[3] 560 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[19] 790 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_8 499 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[10] 740 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un58_0_iv_RNO_0[1] 885 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[11] 636 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[6] 742 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_9 474 156
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK 378 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[29] 537 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[0] 508 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_RNIEC831 465 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6TNER2[0] 892 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[25] 671 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[11] 588 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_1_i 798 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_4[0] 701 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_369 606 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[4] 531 52
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[15] 955 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[58] 767 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23] 475 52
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_7_0_a3 891 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[43] 428 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/un1__GEN_114_1_sqmuxa_1_RNI9ISV[0] 675 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_RNO[19] 452 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[21] 479 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[9] 636 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[9] 574 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[0] 843 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[2] 846 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d99_0_0 859 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[53] 572 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_0[23] 642 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[3] 714 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[29] 653 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_a_valid 554 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[10] 1027 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[13] 635 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_20 412 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[30] 545 213
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count[3] 448 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_6[0] 474 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20] 635 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[36] 657 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[12] 731 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[11] 474 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q 463 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_428 748 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1639.ALTB[0] 662 57
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero 919 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[9] 635 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[8] 637 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[7] 523 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_013_RNIPP2O 642 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[30] 460 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_5 628 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[22] 800 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_013 530 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[24] 560 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_3 533 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_129 380 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_27 504 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[60] 1035 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram6_[0] 801 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_43 781 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[23] 965 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[1] 988 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_29_RNO_0 704 63
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_20 937 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[4] 547 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_473 227 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[26] 487 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/un1_value_4 600 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_25 404 49
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2 1005 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[24] 908 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR_i[7] 806 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[28] 542 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1144 453 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_528 1007 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[10] 480 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[0] 1058 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[22] 981 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1457 952 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[24] 654 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[4] 797 112
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_c3 427 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[18] 668 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[17] 966 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNIVLGLF 380 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2053 611 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[53] 523 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[5] 660 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[0] 727 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[2] 849 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[4] 667 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[3] 575 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_3_ram_3_0_0_RNO 703 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIB5T81[14] 532 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST2/U0 223 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_11_i_i_o3_RNIKDEJ3 824 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5 477 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_mask[1] 705 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d99_0_0_tz 810 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_d[0] 947 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[59] 1012 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[8] 887 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[12] 484 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST4/U0 223 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[4] 658 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[45] 991 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause_4[1] 600 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[3] 683 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[30] 766 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[62] 865 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[8] 686 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIITSU[46] 961 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[5] 644 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[4] 753 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[10] 666 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[8] 639 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[63] 950 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 645 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[9] 1014 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[3] 612 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[5] 860 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_6lto7_0_a3 806 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[65] 624 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1436 271 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1972 542 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[17] 643 211
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[26] 516 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_713_3_1 534 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[47] 410 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_wfi 532 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_opcode[0][1] 648 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[16] 676 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[15] 608 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[2] 395 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI7RJH[11] 674 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[26] 627 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[6] 1005 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[24] 519 186
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_count_0_sqmuxa 437 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_error_0.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error_ram1_[0] 761 130
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[1] 975 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_killd_2_RNIKQ4I 573 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_1 701 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 953 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a2[2] 850 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_17 401 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1638 307 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[6] 748 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST3/U0 992 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[18] 648 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[21] 736 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO[13] 453 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch_70_0 672 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[37] 808 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[3] 808 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q 477 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[29] 1066 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_178 993 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[49] 840 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[43] 924 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[63] 723 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2] 519 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[29] 632 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[45] 994 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[23] 567 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 651 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[12] 564 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[9] 698 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[10] 542 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_wen[0] 614 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1245 841 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[4] 698 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[10] 643 36
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[1] 913 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[34] 846 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[8] 397 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[7] 625 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_927 602 90
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_m1_e_0 438 6
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_447 777 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value[1] 823 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[31] 395 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[53] 723 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[2] 727 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI6BMU[13] 1015 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[53] 820 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[9] 653 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_o2[0] 535 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[2] 698 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d128_i_o3_0_o2_RNIDOJJ3 849 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[11] 622 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_6[0] 525 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_915 492 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_2_0_4 610 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_8_1 521 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_1 666 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[2] 625 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[9] 645 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[3] 573 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_7 395 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[11] 469 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[63] 538 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[1] 574 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI8V331[5] 555 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[5] 563 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[50] 957 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[20] 461 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[50] 977 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2322_3 678 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt[2] 389 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_0_sqmuxa_3_RNO 485 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[13] 654 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[10] 589 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[16] 1051 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[13] 495 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_1 631 157
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[25] 944 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[58] 648 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[34] 793 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[4] 600 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[3] 591 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_2_i_a2 874 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 764 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[16] 677 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[1] 570 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 996 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[12] 691 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[28] 784 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_33 506 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[10] 574 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_4 608 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST1/U0 988 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[4] 652 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[2] 481 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[0] 640 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_490 702 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1252 363 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[2] 760 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIQSJ71[1] 558 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[10] 712 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[6] 765 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[32] 470 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIEN2S[0] 698 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[9] 673 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[3] 637 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIMNLS[31] 757 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[40] 876 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[26] 569 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[3] 750 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 1000 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[11] 675 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[27] 1053 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[30] 678 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[11] 492 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[4] 796 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[31] 723 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_RNO[3] 567 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI6FQU[31] 956 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[26] 681 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[29] 565 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[26] 499 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[37] 890 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_28_NE_0 750 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[4] 651 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_62 662 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_3316_i_1[3] 557 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[34] 728 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[3] 713 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI6JR43[27] 519 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[42] 1003 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/blockUncachedGrant_6_0_i_a3 621 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[44] 678 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_req_ready_3_2 612 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[16] 1051 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[1] 543 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[12] 591 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][7] 637 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[29] 704 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/un1_value_1_2 603 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[53] 481 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[12] 558 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[31] 823 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m17_1 620 27
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1574 688 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1636[0] 681 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[15] 751 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[2] 690 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[2] 670 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[27] 488 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[26] 1048 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[57] 544 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[1] 556 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST1/U0 693 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[61] 939 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram2_[0] 891 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3_0_sqmuxa_1_0_0 615 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[6] 708 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1_446_0 539 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_RNO[1] 798 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_882 826 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[11] 574 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[27] 705 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m165_1_1 1070 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[18] 603 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_state[5] 616 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[48] 531 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_nxtState101_1 897 102
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2_2[13] 489 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 671 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[11] 548 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[2] 619 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s2_hit 755 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_2_a0[40] 357 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[3] 653 31
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_603 700 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_70_5 551 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[4] 766 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_133 773 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[4] 698 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][54] 648 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[57] 492 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[16] 451 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[27] 669 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[13] 500 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_59 488 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[22] 717 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[7] 506 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_2[30] 399 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[7] 630 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_a2_9 520 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[6] 709 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_debug_RNO_0 680 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[43] 880 145
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS[1] 895 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[55] 1050 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[19] 628 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m4 663 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8] 638 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[50] 845 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[36] 552 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_1_sqmuxa_0 452 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_582 356 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_418 595 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[20] 749 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICJHFV1[1] 1038 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[27] 716 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[24] 967 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[20] 496 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[24] 979 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][3] 754 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[5] 569 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[42] 420 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1345 563 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[4] 620 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m4_1[20] 686 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_400[0] 554 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[11] 632 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[29] 752 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI373P[23] 533 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[46] 688 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq 559 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_4 631 27
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[10] 948 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_16 411 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[0] 616 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIORGU[18] 561 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[63] 873 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[21] 1033 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_697_3 523 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[4] 665 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIV61GH 611 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[35] 660 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_1[2] 524 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_188[4] 674 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[5] 749 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[13] 465 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI634FQ2[2] 930 126
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_1_sqmuxa_5 443 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[2] 1076 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[12] 1008 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[52] 761 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[7] 544 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482_RNO[7] 707 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 772 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIPOSM[21] 572 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_0_a2[1] 503 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[53] 463 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[25] 689 166
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[6] 861 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[1] 894 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIO2JO[26] 679 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[25] 472 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_892[76] 550 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 665 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[16] 1052 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[48] 824 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[22] 774 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[30] 824 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[7] 715 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[6] 720 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_a2_7 523 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[4] 445 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6[4] 676 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[6] 534 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q 448 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_a7_0_1[56] 907 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7] 453 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[6] 633 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[6] 686 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_release_data_valid 685 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[46] 555 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[24] 962 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[1] 555 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[7] 699 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_6_0_a2_0[0] 737 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a4[4] 475 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNICMIO[20] 648 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[11] 645 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[21] 702 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNITUQH[6] 595 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsAccessRegister_1_0_a2 504 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1380 469 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[12] 510 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[2] 498 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[61] 565 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[31] 719 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[1] 547 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[35] 989 133
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[2] 813 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[22] 641 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[47] 681 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[29] 755 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[34] 856 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNIC0LM[7] 654 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_23_0 487 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[48] 819 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_402 897 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNIKEV05 667 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/full 518 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[59] 457 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 684 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[37] 388 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 694 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[36] 977 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9_RNO[2] 610 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[7] 640 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[1] 1016 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[55] 460 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[1] 553 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q 430 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq_0 536 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[27] 897 139
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[30] 944 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[18] 738 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[0] 675 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[62] 646 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[10] 731 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1_RNI44S22[2] 727 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[16] 545 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[30] 885 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[28] 657 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[14] 568 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1115_0_a2 500 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1451 956 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298[1] 603 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[6] 592 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNI75M5U[13] 376 123
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[0] 946 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI9B1P[17] 461 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[18] 742 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[25] 685 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/nextState_1_2_iv_i_0_a0[0] 442 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_1_0_o2_0 894 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBWrTranPendReg 823 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[67] 644 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0_tz[32] 991 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[57] 773 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address_RNI6L2I[5] 563 69
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[25] 983 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[7] 820 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[55] 363 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[9] 544 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST2/U0 764 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_22_6_0_476_0 487 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_3[3] 522 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[10] 422 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[0] 698 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIT03P[20] 460 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1354 450 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[20] 644 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][24] 551 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_a2_3 474 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[3] 607 31
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[5] 695 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_1_0[16] 516 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_8_6_0_592_i_m4 509 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_11 502 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[28] 1038 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0[3] 572 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/un2__T_2170 667 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[17] 487 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_a2[13] 655 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[12] 680 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0] 737 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_WSTRB_0_0_sqmuxa_RNI8ADU 620 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[24] 955 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[31] 737 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[2] 567 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[33] 730 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[1] 1049 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1398[0] 466 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[56] 834 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[11] 983 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][4] 720 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_0_tz_0[40] 367 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_dmem_req_valid 615 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 668 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[1] 558 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[5] 697 202
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_0_a3_0 893 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_7_ldmx 647 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1392 293 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1312 994 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[3] 800 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[17] 735 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[16] 571 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1[48] 361 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_602_1_0 637 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST2/U0 565 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[39] 1004 115
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[14] 731 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[25] 453 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[26] 653 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt_d[0] 799 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[59] 999 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[6] 833 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[1] 393 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[90] 703 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[23] 678 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[11] 1015 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[29] 750 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_fifoId[1] 605 97
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[1] 804 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[6] 534 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[58] 445 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNIUHKM[0] 633 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[35] 649 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[25] 689 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_842 848 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNIG4OE 966 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 601 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[17] 651 136
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[29] 948 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[28] 969 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 588 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i[2] 678 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_893_1.CO0 511 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI06AI[15] 704 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[2] 705 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[3] 497 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[22] 360 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457_RNI376M[0] 706 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[30] 385 129
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[6] 983 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[0] 1011 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[4] 653 37
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_0_sqmuxa_1_0 894 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[25] 717 201
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[2] 991 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_39 778 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[28] 398 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_0 693 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[42] 428 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[9] 520 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[41] 636 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1446 759 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1253 971 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause_7[1] 662 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[29] 728 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[5] 734 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2253[0] 691 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8] 529 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[42] 788 82
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK 439 12
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNICG2A[3] 487 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[31] 992 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_4 498 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[2] 569 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[29] 597 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_22 462 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[19] 500 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[1] 1050 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_8_sqmuxa_1 402 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_542 755 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[9] 673 202
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_0_0_2_1 858 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[13] 533 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[40] 398 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[0] 554 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q_RNO_0 441 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNO[0] 509 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI3OEL[22] 684 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[68] 756 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[20] 738 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][15] 663 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_15 503 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4] 884 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[26] 476 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[50] 731 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[19] 519 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m8_2_03_2 476 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_3 702 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6DAAR2[2] 910 129
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[8] 571 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_374 237 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_10 698 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[4] 615 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/RawTimInt 914 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2262_1[3] 690 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_0[4] 695 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[63] 901 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[12] 492 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_RNIBT5Q[0] 390 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_3_RNO 650 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[7] 559 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNIMN08 1011 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[61] 889 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI7KEK[16] 476 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[8] 504 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[7] 726 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[8] 679 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/ae_st_array[5] 625 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[49] 806 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[3] 607 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_1_0 440 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/U0 704 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1534 890 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[3] 761 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[23] 516 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[9] 519 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[58] 958 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[2] 801 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[9] 643 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[28] 679 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a2_RNO 428 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/_T_3055_v_i_0_cZ[3] 692 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR9FMB1[1] 882 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[1] 725 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 768 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[3] 611 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI4HQJ[24] 708 84
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[28] 980 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[11] 702 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_cause[0] 607 187
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[25] 776 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIFCLP[19] 570 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[12] 655 159
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[31] 913 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][25] 653 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[58] 1032 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[21] 1023 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_WSTRB_0_0_sqmuxa 619 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_2_3 667 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[26] 1071 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[0] 727 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[25] 542 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[17] 1015 148
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST3/U0 984 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 544 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[8] 885 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[2] 864 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq 680 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457[0] 722 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[60] 730 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[7] 491 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[4] 689 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[0] 405 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[2] 565 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[21] 596 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[2] 670 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[44] 893 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[21] 1032 130
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0ce[1] 1005 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[7] 553 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[7] 516 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICKU4Q2[0] 929 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[41] 840 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 594 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIGP2S[1] 711 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[9] 626 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNIU0141[9] 669 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[49] 467 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[29] 1038 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_19 975 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[62] 1021 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[29] 655 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[13] 593 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[1] 679 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_Z[5] 667 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[17] 734 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[2] 746 111
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0_1[1] 911 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[60] 893 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[3] 570 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[26] 573 210
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST2/U0 626 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state[4] 475 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2139_RNI0SKQ 692 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511[1] 643 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[2] 554 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[28] 705 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[5] 970 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_27 501 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[1] 661 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_s2_nack 622 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[14] 607 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_785 763 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[0] 968 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[5] 665 33
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/un1_CUARTO00l_1_sqmuxa_0_a2 963 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[8] 674 112
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[5] 946 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[51] 979 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_522_2 612 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[1] 688 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[41] 786 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[13] 499 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[1] 668 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[26] 487 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[14] 984 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16] 492 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIE8SD1[1] 523 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[21] 554 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[10] 742 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_3_2 813 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[33] 722 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[8] 701 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_1_0_a3_1_1 893 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[3] 710 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIAOFK[28] 518 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[9] 425 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[32] 1049 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[3] 594 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[14] 543 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[19] 972 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[20] 622 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_50 545 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1155 247 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[34] 827 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[25] 592 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[10] 427 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[2] 543 210
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[63] 759 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[19] 729 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[41] 831 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNIQR08 1018 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[3] 999 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[14] 442 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[27] 565 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2[0] 387 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[20] 687 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[3] 767 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_RNO[1] 848 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_82 882 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_opcode[0] 600 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_8 633 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0s2 658 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_a3_0_1[8] 823 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[9] 485 109
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[14] 927 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[21] 614 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[8] 881 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[63] 900 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[7] 680 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 990 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[16] 821 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[7] 805 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNID1GL[3] 533 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[7] 593 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[8] 486 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBWrDone_edge 512 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[16] 437 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d126_0_a2_i 356 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_GEN_67_3_1 593 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[30] 543 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[0] 625 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNILEJO 473 156
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[29] 812 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[5] 555 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[7] 548 156
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a3[2] 920 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[12] 734 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1082_1[27] 622 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[2] 654 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[1] 676 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[5] 473 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_20 483 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1109 306 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_425 669 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[10] 646 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[20] 415 127
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0[3] 904 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[18] 946 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[2] 662 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[1] 692 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[16] 567 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 641 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[3] 690 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[30] 691 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[16] 690 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/req_tag[4] 486 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI78HR[4] 592 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0_1[1] 523 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_883 1001 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[3] 675 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_17_0[0] 777 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[11] 652 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/insn_ret 656 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[9] 546 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_0_sqmuxa_1_0 632 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[5] 705 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_233_0 677 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[16] 1072 139
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[5] 960 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[5] 559 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_288 440 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[101] 754 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[6] 1061 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q 429 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[0] 844 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[2] 766 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[120] 768 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[63] 963 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[21] 574 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIL9GL[7] 530 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2254_1 485 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_775 879 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_46 812 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[1] 681 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_2 780 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[16] 514 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIORDV[19] 614 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[26] 745 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[8] 694 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[6] 633 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[8] 556 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_20_ldmx 632 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[37] 985 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[3] 690 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[12] 703 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 912 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter[0] 670 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[1] 675 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_678 553 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[35] 621 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNICNSU[43] 876 117
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[6] 862 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[2] 699 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_a2_7[1] 859 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[0] 747 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[20] 597 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[2] 621 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[1] 622 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[6] 733 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6_0[9] 673 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[4] 706 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1479[1] 509 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[6] 728 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[9] 870 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[8] 686 189
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[3] 943 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[26] 1018 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI6VV32[29] 524 153
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[31] 950 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIKVSU[47] 943 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[30] 930 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[14] 595 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[3] 545 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address_RNI0L443[5] 559 69
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/pending 884 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[42] 989 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[32] 993 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI6V1S[31] 642 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_a5[3] 789 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[15] 854 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[13] 702 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_8_sqmuxa 772 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/N_716_i_0_o2 621 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[19] 569 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[26] 466 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[7] 981 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[4] 940 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q 436 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_880 282 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[28] 967 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d_i_o2[2] 548 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[7] 638 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1231 270 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI5QEL[23] 687 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[3] 816 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_RNO[42] 416 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_246 595 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_377[4] 751 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[26] 558 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNILPLU[1] 666 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt[1] 385 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[2] 450 159
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[0] 901 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[32] 464 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[0] 1057 109
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[22] 991 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[27] 634 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[7] 670 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[1] 668 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[21] 762 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[17] 977 154
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/un1_pending_1_sqmuxa_0 877 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[15] 761 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[7] 471 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[24] 566 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[44] 487 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[12] 679 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[6] 541 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI3NSDB1[1] 736 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[13] 606 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_22 781 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0 572 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[0] 520 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[24] 409 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI4FOJ[15] 637 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[34] 853 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[15] 605 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[22] 522 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[2] 1058 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[13] 854 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q 501 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIB68H[0] 615 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 732 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI22KS[28] 756 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 1048 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0_RNIQ89Q 605 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_223_0_a3_0_1_0 643 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIV6TP[4] 591 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[0] 655 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI5VJ01[6] 513 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[12] 651 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a2 882 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[28] 499 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[31] 978 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_5 774 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2158[4] 666 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[28] 734 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[7] 762 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[22] 503 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_986 615 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST1/U0 741 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[7] 744 127
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_Z[0] 516 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[0] 700 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[33] 858 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1487 853 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[61] 532 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[17] 646 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[5] 684 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1488 355 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[1] 593 210
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state70_a0 423 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[14] 464 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_1[27] 762 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[13] 740 157
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIU2DE 1024 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[4] 943 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d97_i_0_0_0_a2 449 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[20] 751 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_0_a2_0_1[31] 463 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI791P[16] 468 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[2] 916 102
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[6] 831 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/auto_master_out_a_valid 640 156
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[4] 945 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_RNIKM5L5[22] 638 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[10] 707 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNIPIMS[1] 685 123
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[3] 967 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[1] 701 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[38] 850 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_26 539 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/SIZEReg_d[0] 767 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[30] 545 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNO[2] 532 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_594_0_0 644 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q 451 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[23] 677 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[11] 589 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[28] 664 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq_0 536 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_675 1003 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[49] 844 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[16] 1060 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[28] 501 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[5] 536 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNIPEURQ[27] 634 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_886 362 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[7] 661 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIBNBP[63] 546 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[2] 1045 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[5] 538 175
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[1] 935 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[1] 876 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2_0 645 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[13] 671 193
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a2_2 826 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[52] 415 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[20] 505 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[14] 739 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_48 852 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[52] 542 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIH5KH[16] 662 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[3] 604 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_24_0_0[0] 768 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_valid_miss_0_0 630 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_285 615 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[21] 668 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[43] 647 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_28_NE_0 770 117
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_16 947 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_52 783 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[10] 534 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_18 543 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[19] 813 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[29] 662 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIDFD51[14] 639 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[3] 606 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[2] 523 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_417 671 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[15] 697 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[66] 635 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[49] 804 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa 892 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBSCHB1[1] 1042 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[61] 887 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[6] 640 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1819[2] 588 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/un1__T_1299_0_o2_0 618 153
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[10] 928 84
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0_1[0] 901 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s 373 117
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[28] 807 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[25] 696 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNO[3] 517 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNII9BE[7] 613 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_0[22] 605 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt[1] 860 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[22] 379 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[3] 624 33
set_location CoreTimer_0_inst_0/CoreTimer_0_0/OneShotClr_1 906 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_4_0_RNO 772 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[12] 975 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[4] 657 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[19] 491 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_17 509 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[19] 626 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][2] 744 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1608 531 189
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK 414 21
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[60] 637 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[18] 722 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[19] 730 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[19] 668 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[4] 934 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[30] 886 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[62] 721 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[38] 927 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3] 886 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[40] 523 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[21] 519 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_843 872 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[45] 1073 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state[1] 616 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_955 261 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[5] 559 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_248 594 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO_0[10] 454 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[1] 661 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIE7TR[8] 968 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[10] 510 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1282 656 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[27] 979 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_a2 831 99
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[16] 927 79
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[24] 970 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_11_1 560 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i 416 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 849 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[21] 1001 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_707 812 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[20] 479 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[62] 800 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1587[1] 704 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_63 780 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[1] 513 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][4] 572 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[7] 603 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_wfi_RNO 551 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m_1[45] 426 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[20] 571 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[11] 636 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_809 636 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_2[0] 629 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1544 1000 72
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[5] 981 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[8] 678 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_24_1 534 111
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[4] 964 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_70 770 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][33] 626 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[1] 705 34
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_783 555 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_19 649 64
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[1] 1009 76
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[12] 846 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06[1] 473 45
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[6] 479 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[1] 711 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[59] 1016 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28] 477 55
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m1_e_18_0 418 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_4 638 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q 432 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q 428 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO_1 540 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[19] 668 196
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK 413 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[11] 509 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[16] 631 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[15] 719 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[0] 526 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 601 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[9] 481 124
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1_RNIS95J 517 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[42] 502 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[14] 498 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[54] 1048 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2153[2] 677 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[21] 486 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[6] 685 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIF5MH[24] 692 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[27] 691 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[5] 680 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[33] 765 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[29] 474 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[35] 953 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[56] 784 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[11] 653 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[39] 386 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[7] 557 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_805 471 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[16] 821 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[0] 646 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_error 731 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1470 878 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[37] 897 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[53] 647 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1502 455 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_366 686 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1485 673 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[3] 516 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[10] 564 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_594 638 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_RNI8PTO 689 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[7] 564 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[31] 590 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[42] 396 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[9] 645 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[23] 845 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[12] 546 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[61] 953 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[16] 735 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[8] 653 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI6RTR[13] 673 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[49] 368 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS8NHR2[2] 852 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIAHOU[24] 954 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[19] 438 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_110 717 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[4] 705 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0__RNIOQJ71[0] 554 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_995[1] 497 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 687 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[61] 754 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[48] 462 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMNextState_m_i_a2_3 484 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2] 486 52
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[2] 976 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_10_sqmuxa_0_a2_2_a2_0 659 51
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[4] 993 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a2[0] 700 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5] 802 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[27] 569 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[55] 1037 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[11] 728 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 450 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[51] 939 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2230_NE_1 497 189
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1[2] 993 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[5] 484 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIMPGU[16] 542 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[2] 535 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[5] 474 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNIQS041[7] 668 123
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state101_0_0 426 6
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[16] 959 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_0_0 472 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size_1_1[1] 610 138
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[8] 566 79
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CtrlReg[1] 912 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[9] 425 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 535 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[10] 462 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[14] 509 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_opcode[0] 451 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[24] 355 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[0] 667 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[5] 722 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNICLCI[13] 716 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_3_tz_1[6] 574 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq_0 546 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[0] 727 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[21] 478 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[41] 556 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[41] 809 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_21 410 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][4] 722 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_17 706 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_0_m2[0] 737 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[11] 610 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[18] 532 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[16] 725 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[59] 1042 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEnMaybe_0_o2 471 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[53] 718 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[14] 496 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNITJCP 1040 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[40] 902 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[38] 840 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[55] 1055 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 758 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[1] 994 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[61] 946 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[20] 946 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[15] 719 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[3] 654 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[6] 753 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_8_0[0] 755 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_70_0 543 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_2[0] 746 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[27] 562 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[10] 497 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[5] 393 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI6JR43_0[25] 487 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode_Z[0] 527 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_4 981 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m45_0_a3 521 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[25] 737 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/pending_interrupts[3] 650 153
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[15] 871 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[8] 652 118
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d5_i_a2_0_RNIQO3J2 533 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIDALP[18] 566 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[46] 799 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[41] 886 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[2] 665 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1679[0] 711 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIK3DA1_0[2] 665 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[5] 667 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[34] 667 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_a0_2[6] 609 54
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_10 447 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[9] 461 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_opcode[2] 522 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[60] 920 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[19] 588 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[18] 531 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[35] 590 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[0] 833 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_846 861 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][8] 639 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[5] 573 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8A7CR2[2] 838 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[4] 640 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 448 52
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[19] 979 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_4_sqmuxa_1_i_o2_0_o2_0_RNIKSSV1 416 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[1] 759 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[3] 622 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[36] 938 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[13] 701 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_9[6] 777 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_245 423 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZE_1_i[1] 494 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_280 766 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[26] 671 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[91] 755 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[7] 682 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[10] 801 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[13] 1060 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[5] 782 106
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK 412 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[2] 650 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[18] 560 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[4] 726 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[6] 652 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_14_sqmuxa_0_a2_0_a2 633 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[62] 768 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[1] 540 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqValidReg_RNIUH481 428 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[82] 750 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[7] 832 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[0] 603 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[11] 696 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[12] 537 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[1] 652 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[4] 463 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_replay 559 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_227 628 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[33] 710 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI4T1S[30] 625 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[11] 731 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[15] 639 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[126] 776 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIOLHS[14] 738 156
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[5] 474 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i_o3[77] 641 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[13] 595 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[10] 573 202
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[23] 361 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[17] 682 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_0 773 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI74LP[15] 544 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[51] 546 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_310 503 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0/reg_0/q 689 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[58] 942 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNITCML 1000 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[9] 710 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[40] 913 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST3/U0 860 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[15] 743 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 631 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[62] 884 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[31] 703 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[5] 550 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/un1_value_1_2 709 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1481 521 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[58] 994 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_483_2.SUM[0] 615 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI7BF51[20] 636 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[11] 633 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[8] 929 130
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[19] 979 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_o2 848 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNO[1] 520 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0_a3[34] 594 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_7 607 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[10] 632 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1241 220 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[15] 744 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[5] 493 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[7] 738 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[40] 889 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[27] 671 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/resetting_0_0 671 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIJR7P[49] 481 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[28] 368 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1384 941 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[24] 563 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[31] 1050 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWRITE_i_a4_0_a3 874 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[55] 594 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[11] 533 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[42] 988 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1372 937 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/IDReg_d[2] 764 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[58] 549 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[27] 631 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_44 256 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[23] 853 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[49] 508 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[19] 731 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 718 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST1/U0 895 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[11] 671 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_826 797 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[17] 712 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[28] 597 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[4] 553 70
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[53] 934 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[5] 682 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[63] 898 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[3] 643 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICT7MI[1] 815 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[13] 497 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_743 452 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/commandWrIsUnsupported 494 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[27] 894 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_14 562 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv_0_RNO[0] 487 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 592 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_0 630 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/do_enq 728 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14_i_0_1_0 427 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_18 237 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][16] 642 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[19] 566 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[3] 459 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[8] 554 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[95] 682 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[30] 593 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[6] 629 43
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST4/U0 991 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[63] 902 109
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState[0] 883 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_1[1] 762 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21] 474 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause[1] 608 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[48] 593 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[9] 677 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[19] 672 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[60] 930 151
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[2] 904 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[15] 739 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[0] 591 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][1] 627 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[6] 522 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696 523 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[17] 609 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a3_1 689 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[5] 594 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s2_valid 696 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIV5FDB1[1] 918 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[12] 484 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 634 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[29] 664 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNIH8LB[9] 558 174
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[14] 592 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[27] 551 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[5] 782 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[30] 731 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[41] 883 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_valid 655 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[3] 681 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[4] 796 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST2/U0 443 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[4] 716 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[30] 884 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/blockProbeAfterGrantCount_0_sqmuxa_0_RNI7O6S1 627 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[61] 862 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[30] 777 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1878 594 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[12] 526 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[8] 663 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2_3 598 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][11] 592 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[27] 893 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[20] 558 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 618 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[6] 501 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[31] 702 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_a2_0_0 847 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[27] 1060 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_2 542 132
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2 437 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNID7T81[15] 496 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBErrorReg_d_iv_i 484 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNI6BQI01 435 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[3] 553 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_91 590 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_486 428 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1283 254 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_19_6_0_0 512 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNIBCHR[6] 570 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[29] 701 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[18] 524 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[16] 364 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[33] 1005 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[7] 523 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[12] 729 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m1_e_17_0 378 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq_1 761 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[19] 808 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[19] 666 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[9] 504 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2158[3] 665 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[10] 607 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIEJMU[17] 961 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[10] 706 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[0] 560 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[19] 497 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f1_2_RNO[1] 835 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST3/U0 397 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[5] 527 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[46] 1058 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[8] 747 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[11] 702 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[1] 660 49
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[6] 920 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_405 555 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[36] 1014 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[5] 664 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_bypass_src_0_1 517 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[58] 979 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[38] 989 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/dmi2tl_auto_out_a_bits_mask_i[0] 451 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[3] 548 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[12] 476 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[17] 751 193
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[19] 999 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[0] 1002 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[1] 832 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][0] 554 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[43] 932 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[7] 657 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[1] 555 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[6] 790 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_925 416 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[13] 663 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 734 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[21] 670 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[34] 852 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_0[26] 620 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q 454 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2] 494 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNO[0] 616 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[2] 606 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST4/U0 893 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[22] 724 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[21] 639 211
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8.m5 983 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[22] 483 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_2_RNO[1] 678 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[58] 974 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[124] 777 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[9] 862 118
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK 400 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[62] 451 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[2] 498 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_286 667 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1430 713 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[7] 726 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f1_2[1] 834 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[2] 809 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[18] 666 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[6] 507 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_104 755 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full 717 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[0] 617 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[6] 673 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[7] 668 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIKUIO[24] 644 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_19 473 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_4 612 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_373 628 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_ar_ready 705 105
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[12] 862 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[22] 495 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNITFV8G 434 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[45] 1062 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_o2[0] 673 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[7] 943 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_240 1026 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[36] 957 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_1[0] 715 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[3] 759 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1751[1] 574 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_71 165 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_1_a2_0_RNI9PAU 846 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[10] 760 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIHJD51[16] 643 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[49] 820 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_0[32] 367 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2_3_RNI0I8F92 656 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIPP571[2] 493 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[47] 805 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[5] 503 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[19] 637 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_286 575 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAORAT2[0] 928 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[45] 501 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[9] 924 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[11] 956 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI118LG 621 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[38] 893 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_9_0_a2_0[0] 711 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIO0HO[17] 666 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 646 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[49] 845 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[124] 623 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_685_2_0 510 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192_RNO[19] 466 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[24] 638 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 618 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[23] 674 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[24] 961 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI70CA_0[8] 776 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_12 622 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[14] 527 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[51] 939 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_10 523 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ll_waddr[2] 489 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[0] 384 127
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0Il[3] 977 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[24] 541 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[59] 994 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[8] 924 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1004 461 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_6 572 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_1 508 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1185 965 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[5] 484 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/N_2078_i 668 159
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[22] 906 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[4] 701 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][5] 731 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8LRJV1[1] 771 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[6] 706 37
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST4/U0 592 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[8] 682 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1326 994 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/IDReg[1] 504 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_3 633 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_847 621 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[13] 671 192
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[10] 451 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[5] 866 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1572[3] 700 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[18] 561 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[20] 637 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[2] 566 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[0] 717 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[19] 671 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_i_1[1] 866 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1043 801 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[29] 745 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[5] 543 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNID6SF3[7] 537 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1560.ALTB[0] 702 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNINBGL[8] 531 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_18 654 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[27] 548 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[30] 759 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[5] 830 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[59] 723 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[8] 505 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[17] 985 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[23] 690 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[19] 572 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[7] 567 58
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state101 425 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_27 407 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_3_2 727 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[7] 629 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[16] 713 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 639 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_8_i_0 877 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_31 657 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[21] 663 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[3] 504 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[46] 799 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[32] 1010 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[46] 505 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[43] 726 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[4] 594 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_0 556 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[21] 567 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[27] 536 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[0] 676 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 665 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[3] 663 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_750 399 90
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK 391 48
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[25] 942 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_26_0_0[0] 766 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[30] 764 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[36] 654 126
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[23] 468 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[54] 824 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_480 620 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_122_RNIMRSD 670 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[24] 555 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[15] 722 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_415 472 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[13] 682 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[10] 929 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt[2] 862 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[6] 521 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[5] 442 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[32] 1047 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_29 661 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[3] 573 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[8] 876 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[34] 855 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[97] 666 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_23_sqmuxa_0_0 921 96
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK 413 12
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d128_1 905 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[7] 739 154
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_u[7] 992 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_do_fence 528 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[36] 637 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[12] 592 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[35] 978 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[59] 609 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[31] 959 115
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[3] 883 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[14] 746 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_106 634 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[35] 986 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[1] 477 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST4/U0 382 117
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/latchRdData_0_a3 882 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[34] 784 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1[2] 726 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[49] 828 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdDone_d2 921 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1567.ALTB[0] 623 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[1] 870 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[11] 1009 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[9] 488 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2257[0] 689 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[1] 668 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[28] 1005 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[24] 611 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_14_0_a2_0[0] 716 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[22] 666 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_946_1_RNIEDR7 627 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIUC55Q2[0] 824 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[0] 1012 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1284_1 539 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[34] 791 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_1[9] 485 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[0] 652 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIDTU31[5] 644 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[15] 600 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_446 716 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[16] 443 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value[2] 816 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[2] 594 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 684 58
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_0[7] 972 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0_1[2] 564 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause_4[0] 606 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7BVGB1[1] 1039 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1332 552 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[25] 419 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49 438 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[46] 798 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_1478 636 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[2] 565 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[26] 560 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[1] 704 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_982 305 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[60] 777 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_918 263 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[36] 932 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[60] 777 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_14 889 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26] 511 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[25] 691 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[59] 543 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[24] 532 85
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[3] 477 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[14] 617 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[20] 555 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[9] 759 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[23] 656 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_23_2 521 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_711 641 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[8] 422 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 607 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIGLMU[18] 943 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[34] 749 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[28] 765 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[44] 924 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$ 414 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[18] 646 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8BTOQ2[0] 811 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[8] 898 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[37] 824 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[8] 633 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[30] 746 199
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[11] 930 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_3 519 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4_sqmuxa_i_0_0 392 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[63] 1028 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[127] 673 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2172[0] 664 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[17] 616 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST2/U0 733 69
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[22] 941 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609[1] 573 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEPR6T2[2] 992 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[23] 682 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_203_0_o2_i 478 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value[1] 840 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[28] 719 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[45] 1072 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[30] 878 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_900 158 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[42] 640 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[21] 702 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[3] 947 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[10] 512 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_2 448 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[27] 669 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[13] 526 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1670 507 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][3] 635 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[17] 412 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_404 864 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 620 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[5] 493 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_0_1_cZ[2] 533 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[3] 564 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_29 710 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[2] 478 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 749 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNI55KS4 668 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[6] 656 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_0_sqmuxa_1_0_tz 377 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[6] 673 187
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_PenableScheduler/penableSchedulerState_ns_0_a3_0_a3[0] 876 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[8] 402 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27] 505 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[28] 977 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[11] 999 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[4] 767 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[6] 554 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[12] 1013 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_18_6_0_432 511 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_10_532_i_0 641 168
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_13 943 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[7] 1006 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o2_2_1 857 99
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[14] 921 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_254 327 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[6] 693 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRIRPB1[1] 768 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[34] 803 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIO6VT1[8] 725 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/less_u_1_0 691 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_26 1020 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[20] 681 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[25] 452 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIOll[1] 972 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[5] 821 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_4 518 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[40] 512 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[3] 662 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[14] 641 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 637 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_Z[29] 505 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_639[0] 616 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[1] 756 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_969_1_RNO 504 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[25] 723 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_246 666 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[10] 521 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg[0] 756 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[40] 912 139
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[9] 983 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_5_1 594 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[31] 753 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[15] 641 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[0] 635 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[54] 608 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_788 486 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_16 773 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_valid_miss_0 629 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[52] 871 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][1] 747 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[4] 703 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[17] 631 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause[0] 681 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][11] 522 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[5] 733 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[23] 544 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_3_RNO_1 507 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[7] 806 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[63] 1045 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[21] 703 190
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteen_m3[3] 530 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[20] 677 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_valid 646 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_421_1_sqmuxa 684 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[8] 938 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[56] 787 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[23] 559 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_3[1] 573 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[25] 539 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/U0 406 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_1_0[10] 643 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJI8N[31] 680 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[16] 643 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[0] 599 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_441_2_RNI03DC4 645 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[8] 650 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[60] 916 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[5] 559 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[18] 645 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[11] 638 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 597 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[18] 665 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_valid 570 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[60] 444 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[0] 952 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0_1[0] 567 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[8] 672 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_0_0[0] 739 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[1] 908 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[5] 574 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_81 810 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[13] 1033 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[30] 931 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[42] 651 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[4] 500 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[5] 707 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[15] 958 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[7] 748 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[25] 702 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[46] 644 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[27] 908 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0 677 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[7] 465 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2] 508 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_2638_0_RNI43A01 548 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[33] 758 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_valid 574 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI3ICV[11] 588 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1196_1_3_0 548 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_o2 500 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[17] 678 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m7_0_a3 594 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[18] 546 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[18] 693 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[0] 667 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe0 855 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[25] 461 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[54] 467 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2_RNO[23] 676 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1083 247 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_38 809 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[27] 629 36
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[16] 927 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIMFSL5[16] 512 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[2] 654 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2004_i_a4 591 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[18] 633 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[31] 551 157
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[10] 480 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[0] 650 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[57] 542 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[51] 595 103
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[0] 621 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_o2 809 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[24] 538 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[11] 654 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[40] 916 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[88] 778 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[4] 704 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 966 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[48] 650 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_212_0_sqmuxa_0 496 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[57] 725 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[10] 505 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[6] 1047 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_489 607 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_3_0_0[14] 880 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_a2_5[0] 437 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNIBF2A[2] 486 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[31] 1018 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 660 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_981 850 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[5] 661 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[22] 643 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i_RNIQILQ1 485 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST2/U0 763 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_0[0] 653 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_925_2 649 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_one_beat 670 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[31] 962 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[8] 681 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[16] 739 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[8] 426 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_645 623 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_308 670 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[43] 837 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/completedDevs_3_1[30] 629 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[9] 703 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[18] 643 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIUMSR[0] 967 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[0] 773 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[1] 989 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[6] 644 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[7] 499 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i_m2[9] 402 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[19] 691 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2158_0[17] 458 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[20] 392 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNICHMU[16] 1003 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[7] 574 115
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_1_0_a3 881 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 754 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_RNO[40] 430 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[27] 1060 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[15] 751 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_606 329 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[28] 662 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[2] 1022 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_620 399 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[19] 476 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_85 760 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[29] 902 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[8] 406 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[29] 451 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[18] 560 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[2] 1059 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[33] 386 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[24] 663 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[37] 642 153
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_a2_0[3] 412 9
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/WREADY 783 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[31] 960 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1440 887 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1175 627 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[27] 660 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_109 388 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m64_0_m2 612 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[6] 515 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[19] 791 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][26] 746 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[1] 588 184
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_D 444 3
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_942 685 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_22 487 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[28] 746 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[2] 683 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_213_0_sqmuxa_2 500 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1_3[9] 507 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[20] 758 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[1] 544 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[61] 855 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIK1VU[56] 882 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 616 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[10] 516 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_508 574 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[4] 663 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ06EB1[1] 1033 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[3] 730 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_878 877 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[29] 537 160
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK 377 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[28] 688 180
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin2 922 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_28_0_0[0] 765 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[18] 855 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56] 882 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[25] 949 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[23] 522 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[26] 501 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[2] 854 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[28] 1040 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m1_4_03_0_a2_1_a2_0 551 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_3 508 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f1_2[1] 440 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[21] 744 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_8 608 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[52] 968 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[11] 563 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[7] 473 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a2_5 398 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 679 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[34] 652 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 660 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18] 655 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_1_3 704 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7012_RNIINOK 446 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][0] 706 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[1] 702 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO 498 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_i_0_i_a2_3 562 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[23] 480 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode[2] 522 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[24] 682 166
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[6] 862 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST4/U0 846 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[22] 537 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1062 223 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_8[8] 798 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[17] 637 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[5] 589 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[0] 660 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_1_534_0_1 685 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 654 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_28_ldmx 665 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[8] 635 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[6] 452 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[4] 699 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[40] 1013 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI2BS71 591 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[4] 514 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISDOB22[1] 810 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[1] 641 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST1/U0 645 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_4 573 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1413 636 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[15] 535 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[11] 562 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_91 782 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[3] 610 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[31] 753 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_559 592 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[4] 644 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[53] 480 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[48] 594 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[0] 705 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_24 480 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_34_1 524 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_6_sqmuxa_0_a2_0_a2 608 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.CO0 595 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[48] 799 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[21] 671 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_817[0] 735 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIPL942 526 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_a2_13_1 533 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_282 658 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[59] 1041 118
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_2_0_a2 880 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[4] 810 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[1] 892 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[46] 1027 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_720 459 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 749 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14_i_0_a2_0 439 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_RNIUDVG1[2] 822 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIDH3P[28] 512 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[3] 465 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[17] 681 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[6] 708 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[27] 566 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[26] 763 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[35] 941 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/id_bypass_src_1_0_1 499 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI4PTJ[6] 709 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1223 628 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[11] 700 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[27] 463 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST3/U0 630 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 452 55
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_0_1[12] 406 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[28] 611 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0 517 58
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[14] 864 81
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[4] 978 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[22] 632 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_2[0] 378 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 685 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[6] 562 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_601 354 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_265 475 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[60] 866 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[32] 477 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[32] 1017 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[7] 595 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1120 840 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_6_1[1] 377 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa 926 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNILI6N[23] 694 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI4CCI[26] 749 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST1/U0 998 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[7] 569 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[2] 701 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[14] 496 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST2/U0 705 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_748 986 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_504_12_sqmuxa_1 629 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe1 550 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[23] 872 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_211 416 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o2[2] 610 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[41] 648 111
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CtrlReg[0] 903 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_3 499 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[49] 822 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1[0] 703 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[22] 728 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_1_sqmuxa_1_i_o3_0 911 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[13] 594 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI7MCV[13] 654 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[31] 479 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[4] 706 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[22] 724 192
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il_RNO[8] 987 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[60] 414 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[30] 747 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_2 555 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1555.ALTB[0] 663 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_95 764 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/_T_28_NE_0 816 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0I_0_sqmuxa 986 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsUncachedData 665 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7[1] 517 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[8] 662 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[13] 998 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[2] 666 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_7 570 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[39] 990 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[0] 714 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[2] 548 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_22 637 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[17] 1041 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source_1_1[0] 564 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[29] 682 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[2] 737 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[0] 592 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 1020 121
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[48] 462 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[7] 555 31
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[29] 967 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[2] 569 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[21] 1009 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[2] 870 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_28_NE 820 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][32] 631 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[0] 636 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_10 611 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[30] 494 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[2] 554 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[16] 721 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[2] 737 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST1/U0 869 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[45] 1028 121
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/masterDataInProg_RNIME58[1] 523 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[37] 439 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[5] 599 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[25] 462 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[23] 607 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AHBWrDone_d_0_sqmuxa_i_i_a2 822 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[105] 681 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1342 430 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1169 231 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[9] 854 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[48] 959 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[0] 861 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[9] 765 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 715 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 632 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_732_i_i_i_a3 656 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[28] 446 178
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[63] 1049 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[6] 562 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_read[0] 517 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_tag[1] 595 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[36] 995 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[40] 877 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[4] 980 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[8] 400 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST4/U0 256 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[8] 879 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_28 665 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 736 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_RNIRPCI 451 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2305 536 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[13] 589 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[21] 712 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_1[5] 750 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[2] 606 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[3] 498 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_o2_0_3_1 470 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_368 608 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[13] 604 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[43] 699 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_449 822 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_7_sqmuxa 769 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIFDFA1[2] 512 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_3_0[0] 389 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[13] 701 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2276 619 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_941 711 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/un1_m7_e_4 606 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_69 522 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14] 649 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[30] 956 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[9] 455 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[10] 732 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[7] 530 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_715 743 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIFA8H[2] 616 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[8] 479 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 687 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[35] 937 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_3 871 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[7] 740 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[10] 1030 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_27_ldmx 670 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[23] 806 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[40] 408 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[3] 666 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 772 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_6[4] 643 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[29] 632 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294_7[1] 613 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][0] 507 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_224 327 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[14] 1000 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_370_RNO 609 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[46] 1011 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNI90I82[11] 655 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQ7JQ12[1] 904 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[1] 664 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[3] 635 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[39] 980 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[7] 544 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[51] 763 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_10[2] 598 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[4] 798 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[33] 1006 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[34] 834 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[28] 672 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[19] 720 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[18] 473 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[1] 519 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/stickyBusyReg_0_sqmuxa 425 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[20] 489 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[25] 500 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 654 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[7] 664 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1_RNIB3321 574 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[0] 1048 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[60] 868 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[20] 779 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[6] 457 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[31] 692 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[3] 729 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[5] 851 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[15] 771 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_d_0_sqmuxa_0 490 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[38] 785 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_4_0[0] 741 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[26] 730 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[22] 786 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[24] 619 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[30] 695 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[47] 993 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[3] 554 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[27] 705 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[28] 536 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[58] 488 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[11] 536 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIHAJO 523 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_6_RNO_0 498 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_a12[1] 677 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[46] 1042 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_10[1] 643 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[7] 724 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[23] 820 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[47] 994 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q 489 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[6] 631 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[10] 707 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 670 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[27] 460 159
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[0] 869 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIDHF51[23] 661 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[0] 564 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[10] 646 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[23] 543 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[2] 661 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICSAPQ2[0] 762 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17] 1020 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[7] 632 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[10] 573 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__GEN_280 457 45
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1[0] 979 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI3LQ9G 433 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[27] 714 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[13] 702 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST1/U0 891 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[2] 680 202
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[30] 1043 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[3] 603 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[12] 689 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[20] 740 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[28] 748 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[38] 736 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[46] 1028 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[12] 683 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[0] 389 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[47] 803 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST2/U0 784 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[44] 914 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[10] 1045 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[20] 597 186
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m9_0_a2_0 527 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[19] 391 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[20] 570 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[2] 791 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST2/U0 713 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[14] 572 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[10] 686 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[29] 644 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[6] 719 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_10_en_1_0 595 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[22] 713 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[8] 501 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[8] 537 46
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[21] 962 96
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTl10.CUARTO1I5 957 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[21] 1031 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICU40R2[0] 909 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2233_3 483 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[31] 366 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI9BD51[12] 642 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[16] 728 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAGGHR2[2] 925 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7] 498 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[49] 804 142
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[18] 886 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7[3] 722 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 670 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_567_2.SUM[0] 616 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVUOEB1[1] 829 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_5_RNO[20] 640 48
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[31] 1036 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1425 510 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[5] 731 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[3] 494 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[29] 716 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[9] 1016 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[44] 943 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[12] 688 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0 745 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[1] 668 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[5] 565 207
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d84_i_0_RNIGJVC1 833 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[6] 424 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[1] 513 37
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[11] 992 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[7] 515 43
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[17] 558 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_35 799 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIQ33S[6] 672 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[8] 691 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_43 472 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[39] 784 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_576 726 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0] 518 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[48] 830 151
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNINLFA1[2] 515 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[22] 732 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_0[10] 789 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[12] 625 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025_1[5] 524 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[41] 809 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[13] 606 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_1_i_0 701 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[0] 618 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[27] 428 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[29] 550 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[4] 703 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[14] 499 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_4[0] 468 201
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK 412 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31_m1_1_1[0] 748 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[7] 764 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[5] 618 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[3] 663 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_dmode_0_sqmuxa_RNIJTPK 620 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[5] 653 127
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1 969 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[10] 625 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[4] 459 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_483 606 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[15] 723 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[33] 483 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[50] 885 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[14] 636 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[9] 674 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_21_1 532 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[3] 493 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[12] 1018 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[30] 899 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_replay_4 548 195
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEn 909 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[24] 566 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a2_i_i_0_tz 439 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_96 941 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 591 79
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[11] 872 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[10] 625 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[27] 716 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[6] 535 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[7] 588 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[24] 652 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[1] 695 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[16] 496 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_sqmuxa 929 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 984 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[2] 703 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][4] 553 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[46] 505 75
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState[2] 863 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[24] 641 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNISA2J[11] 567 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[11] 504 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/auto_in_d_valid_0 464 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[3] 600 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[18] 490 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[16] 1060 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[18] 743 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1635_1 540 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_657 872 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[2] 560 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[4] 667 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIM9TEV1[1] 857 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[16] 658 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[35] 1009 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[4] 700 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ex_hazard 526 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[0] 549 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[6] 535 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[123] 719 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[25] 714 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_5 415 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 757 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[53] 522 72
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_6_0_a3 894 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[53] 464 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[47] 641 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[14] 410 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_188 230 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_37 787 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[1] 700 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[20] 714 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[15] 868 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1396 444 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_4_i_0_a2_1 444 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1316 427 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[26] 667 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[30] 711 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[24] 989 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[25] 725 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[27] 542 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[18] 572 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[7] 729 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_0_0 588 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[2] 717 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[3] 662 31
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[7] 942 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[10] 474 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_0[1] 523 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[42] 1074 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_nss_i_i_m4[0] 467 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_0_0_1[6] 458 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST2/U0 994 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63] 540 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_0_a2[4] 644 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIJ7GL[6] 534 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_697_1 533 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_3 589 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[24] 546 100
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_1_sqmuxa_0_a2_0 451 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[12] 685 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_3_1 388 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[23] 810 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[7] 470 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[17] 673 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram7_[0] 795 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[1] 415 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_1[6] 654 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[22] 757 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[3] 760 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_18[1] 662 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_555 616 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[34] 789 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_26_sqmuxa_0 388 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1309 734 144
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count_n3_i_o2 516 99
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[6] 920 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[25] 779 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[31] 1019 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[29] 693 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[23] 625 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_RNIUFAA3[0] 787 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_1_0_a2[0] 377 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 622 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST3/U0 439 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0[5] 566 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNI58031[6] 701 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_619 220 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIARSM_0[30] 522 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[27] 612 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt[1] 470 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 748 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[8] 673 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[45] 731 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNICI99R[23] 619 57
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[5] 946 90
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_1[0] 900 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1[20] 668 46
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[11] 462 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_2_1999_0 634 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/value 613 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[25] 667 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI8LEK[17] 475 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut[2] 634 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNINI8H[6] 607 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_25 663 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[21] 493 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[3] 525 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[51] 450 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[37] 480 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[4] 701 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_8 991 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[50] 480 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[8] 724 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_1/q 622 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST1/U0 813 72
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[25] 992 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_1_RNO 703 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[40] 512 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_155 490 87
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK 376 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2153[1] 674 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_o2 417 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a3[28] 653 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2116_a0 615 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_1_6 683 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/N_2030_i_i_o3_2 592 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[47] 922 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[25] 1053 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_26_0_a2_0[0] 767 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[17] 730 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1562 698 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[27] 725 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI34HR[2] 649 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[29] 776 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[17] 981 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[15] 513 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[4] 403 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI5HNQ[1] 766 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[29] 785 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNION9HR2[2] 812 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[3] 771 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[27] 1055 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1117_1.CO0 563 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[10] 631 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[53] 709 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.CO1 719 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[3] 1007 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_typ[1] 597 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[1] 706 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[4] 728 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_valid 651 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[7] 988 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[17] 572 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[0] 694 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[19] 597 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_u_RNO_1 706 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[2] 454 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[20] 520 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[14] 539 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[3] 660 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[21] 701 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_2_i_o2 428 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[45] 414 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[41] 1009 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_3 452 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_12 508 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[5] 697 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[19] 632 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIB8MEB1[1] 990 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_5 630 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[24] 521 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[9] 595 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe3 789 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1471_u 485 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 811 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[60] 508 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_a2[22] 606 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_0 547 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_2[28] 617 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[3] 558 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[11] 643 30
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[17] 773 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[30] 765 168
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[9] 936 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[22] 752 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[10] 678 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_10_en 594 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIPK4N[16] 648 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_a2_0[2] 600 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[5] 784 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[20] 746 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[13] 538 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[1] 543 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[37] 985 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST3/U0 734 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[32] 772 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[10] 526 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNIV2FCF 450 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_34[1] 689 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[7] 619 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI4PTR[12] 651 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[38] 989 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[14] 709 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[6] 767 192
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[7] 896 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[0] 866 106
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[19] 856 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[56] 598 105
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count[2] 521 100
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[5] 837 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][0] 745 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[7] 969 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 727 157
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[1] 542 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][13] 652 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[59] 1035 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[9] 705 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[27] 783 186
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un4_tmsenb_0_a2 438 12
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[12] 421 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_37_1 528 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tl_error_valid_8 620 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[10] 702 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_a5_0[9] 798 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_443 476 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[1] 598 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[16] 700 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[34] 450 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[4] 782 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIF7MO2[0] 620 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_o2[2] 617 114
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[8] 472 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST2/U0 353 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[5] 801 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[59] 1032 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIISD67[24] 592 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[30] 471 178
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZE_1_i[0] 493 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[25] 688 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[54] 643 159
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NxtRawTimInt 866 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 621 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 620 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[20] 549 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[34] 390 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[39] 659 112
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[4] 978 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[12] 477 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[25] 552 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_1[10] 788 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[60] 885 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[17] 553 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[7] 727 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/empty 606 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[5] 689 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBRdDone_edge 468 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_0[1] 609 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[8] 619 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[10] 597 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[37] 484 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[29] 635 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag[4] 594 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST3/U0 539 102
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[4] 499 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3565_0_sqmuxa 501 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1] 546 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[51] 763 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[13] 670 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s2_tl_error 734 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 660 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[33] 768 160
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[1] 425 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[0] 707 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[2] 701 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[10] 843 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_0_a3[79] 637 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_3 416 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[15] 473 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[17] 735 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[22] 521 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 852 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_GEN_13_0 613 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[27] 462 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[28] 775 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNINM8S_2[0] 652 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[14] 661 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMR6P42[1] 823 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[1] 1019 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q 435 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[2] 664 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_148 543 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIQ4JO[27] 660 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0[0] 861 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[2] 566 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[24] 778 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0[1] 695 61
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[21] 935 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/wb_cause_cZ[0] 644 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_4_RNO_2 534 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI974H[6] 770 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[5] 830 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[17] 986 154
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNI532Q3[0] 522 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[23] 773 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[25] 705 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[3] 504 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_315 902 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_uncached_i_0_i_a3_2 596 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[11] 729 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[4] 752 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[23] 648 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_171 918 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[26] 410 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_param[2] 649 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[3] 1014 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[2] 715 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_2[1] 691 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[21] 1010 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[5] 524 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[31] 534 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[20] 750 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_0_3[4] 875 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[19] 626 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_a2[3] 619 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[7] 642 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 614 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[24] 679 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1859[1] 595 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[13] 649 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscCount[3] 616 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI3FNQ[0] 756 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[0] 486 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[9] 565 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[4] 944 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[18] 624 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[61] 941 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/stickyBusyReg_2 421 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[3] 667 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[30] 759 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 679 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[1] 464 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_0 707 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[14] 652 76
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[24] 806 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[15] 683 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[7] 388 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/value 715 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a2_RNO_3 438 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[19] 721 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_d_i_o3_0[0] 871 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[19] 690 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[5] 467 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[14] 700 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[23] 673 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_4 507 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 764 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][55] 603 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10] 461 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIFL5P[38] 482 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 543 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_10[1] 593 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[3] 711 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[29] 905 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_0 704 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[3] 838 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI3TJ01[5] 512 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[4] 722 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[14] 697 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value[0] 825 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][15] 565 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[11] 683 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_RNIETHP[3] 513 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIF3KH[15] 662 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[4] 574 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590_1_0 640 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[27] 652 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[5] 445 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_1_0 558 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNICJHV[31] 592 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[8] 447 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_3_3 812 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 601 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[12] 551 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[16] 672 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt_RNIS5ST3[2] 485 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[31] 766 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_sqmuxa 881 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNINBKH[19] 680 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 626 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[39] 671 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[9] 703 138
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[4] 962 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[46] 1040 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[39] 986 115
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[0] 988 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[4] 688 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[41] 844 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_689_3 509 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[33] 653 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[48] 828 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 709 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[1] 511 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[0] 859 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[61] 641 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1_0[9] 514 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[3] 711 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_GEN_2[0] 639 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[51] 637 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIACFK01[1] 1038 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/U0 547 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[7] 496 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_512[0] 638 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[8] 462 61
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNI97FA1[2] 503 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_914 413 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[1] 536 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[5] 682 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[2] 514 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[28] 510 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[45] 661 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[9] 684 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 1053 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[31] 683 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[29] 744 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/un1__T_377_5 701 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_734_RNO 522 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST2/U0 442 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_2[40] 919 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_1_a0[16] 387 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[20] 598 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_6 472 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[5] 613 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[4] 637 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[4] 544 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[54] 1004 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[31] 1055 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/p_NextCountPulseComb.NextCountPulse48_m_0_a2 892 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[1] 747 99
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/mem_byteens2_0 539 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[9] 865 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI98NP[25] 537 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[42] 1005 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_sqmuxa_2_c_RNIAJTOF 380 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 561 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[34] 631 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[12] 551 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[31] 653 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1441 632 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_403 669 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ_3[10] 935 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[27] 606 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_18_0[0] 718 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 752 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_xcpt_valid 639 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[44] 904 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_627 897 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[4] 669 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKTAP42[1] 1036 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[12] 676 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[94] 739 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_GEN_22_6 530 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 681 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/invalidated_2 757 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[9] 625 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m0_2_03 811 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[2] 724 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[8] 680 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831_6[1] 505 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[11] 993 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST1/U0 259 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_23 516 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[27] 930 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[26] 632 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[12] 489 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOL0CV[0] 1041 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[63] 922 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[4] 596 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[11] 630 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[27] 658 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o2_0_0 832 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_RNO[1] 844 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_2_1 891 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI27OO2[15] 678 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[35] 991 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[24] 684 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_8 684 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI6VSR[4] 954 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem 556 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1_RNI2SI02_0 641 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[1] 618 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[4] 592 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[59] 1002 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[35] 965 127
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_RNIMQBG1[0] 853 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[3] 1051 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_10_0[0] 708 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[32] 489 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2200_NE_0 506 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[7] 458 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_34 756 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[46] 1010 112
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK 411 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[21] 771 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 712 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[29] 462 165
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[18] 855 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/U0 234 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[20] 568 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 605 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[109] 761 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_597 621 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_i_o4[15] 833 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[0] 688 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[36] 558 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_2[2] 771 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[5] 706 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[21] 497 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[43] 674 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[5] 671 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_0[5] 694 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_854 854 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_11_RNO_0 696 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[52] 686 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[55] 960 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[6] 651 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][18] 544 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 997 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[50] 849 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 630 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[11] 983 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST4/U0 256 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[30] 537 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_188_1 632 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[23] 495 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q 441 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_384 415 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[22] 728 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQJ59T2[0] 905 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[11] 634 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_debug 679 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_5_657_i_0 660 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[2] 632 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[42] 1037 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIAOP32[0] 618 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[1] 705 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470_RNO[7] 748 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/_T_22 710 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNI33PTE[0] 431 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_651_i_i[1] 622 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5[0] 708 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI32NP[22] 541 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_branch 510 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[22] 386 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[4] 474 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1190 416 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[10] 1078 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[27] 916 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1110 142 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][21] 634 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[8] 529 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[6] 524 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[15] 653 78
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[22] 561 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1__RNIS22E[11] 678 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[60] 638 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[56] 877 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[19] 689 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[0] 663 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[9] 717 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14_RNO[30] 639 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][2] 545 118
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_12 445 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_771[2] 553 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[9] 431 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[19] 548 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[19] 562 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[4] 913 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[21] 723 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_5_538_0 691 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_o2_RNICO102 619 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[3] 609 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_20 786 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.CO1 687 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_187 633 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_125 884 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[0] 542 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[30] 752 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[28] 965 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[4] 766 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[83] 702 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO[2] 820 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[7] 540 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[29] 531 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[20] 546 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/un1_flushing_1_sqmuxa_or_0_0_a3_1 595 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_illegal_insn 522 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[13] 1084 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[6] 693 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][5] 696 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_143 707 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[25] 771 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_0_0_1[0] 845 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_18_sqmuxa_0_a2_0_a2 626 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_265_1 474 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[29] 749 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_0_a0_2[6] 616 171
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[1] 1010 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1431 657 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_957_1 621 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 692 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1064 529 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[10] 553 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][13] 562 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191_0[16] 463 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[34] 849 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/cached_grant_wait_0_sqmuxa_1 629 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[19] 725 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[60] 533 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_i_0_1[4] 451 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[4] 942 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[50] 843 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[44] 724 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] 701 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[43] 876 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_u_RNO_0 706 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][3] 746 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[6] 605 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[43] 667 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[0] 666 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[0] 816 109
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[0] 974 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST1/U0 564 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_cnst_ss0 524 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_7[20] 680 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_ex_0_RNO_3 569 189
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_i_o2[1] 959 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[18] 732 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[12] 595 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[3] 643 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[56] 867 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[11] 567 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[1] 618 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[15] 532 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[44] 544 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_m2[1] 687 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[36] 491 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[38] 844 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[62] 849 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[63] 917 109
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI 398 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[33] 849 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[19] 567 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[0] 774 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_cause[3] 604 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_5_sqmuxa_1 488 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[13] 1085 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_17_RNO 706 63
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTO00l 967 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7] 509 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_14 521 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[41] 565 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[19] 660 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[23] 686 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0[1] 452 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/ram[0][5] 589 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_sn_m4 740 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[33] 771 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0] 564 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_673 668 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_21[0] 747 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_RNO[0] 751 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[11] 696 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[26] 652 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1_RNIJJS22[7] 716 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[3] 390 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a_last 678 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_en_4[0] 534 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[14] 736 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[4] 574 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[11] 850 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[16] 699 75
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[12] 953 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_50 785 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/BURSTReg[0] 437 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_o2[0] 655 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[25] 773 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[8] 676 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.CO1 727 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[10] 572 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2167_cZ[1] 663 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_mem_1_2 521 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1_RNI7BH27 636 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191_or[9] 675 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[37] 865 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_currState_9 496 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[3] 1023 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[99] 779 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_26 529 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 773 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[27] 512 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[26] 690 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1605 361 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[12] 509 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[2] 1054 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m37_0_a3 560 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[1] 552 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[3] 676 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/_T_28_NE 829 114
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[3] 527 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_m2[10] 606 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[12] 1008 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[17] 749 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[1] 689 45
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m9_0 521 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1454 590 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST2/U0 293 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[11] 513 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_785 292 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[45] 1058 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[15] 439 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[25] 540 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[7] 524 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[30] 637 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[13] 507 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[7] 678 204
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[22] 988 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIM1TU[48] 816 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[5] 443 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 639 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[12] 417 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[5] 754 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m_0[33] 373 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[29] 678 36
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2 440 12
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo_RNO 450 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[60] 639 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_2_sqmuxa_tz 863 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841_1_2 496 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[54] 548 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_20 545 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNIO7ML 983 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[10] 473 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/maybe_full_RNO 604 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[2] 773 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST1/U0 732 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[5] 608 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1_0[31] 717 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[1] 730 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_7_i_0_a2_0 426 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 444 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[21] 557 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[5] 530 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST1/U0 484 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[15] 1013 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAKHFQ2[2] 1035 135
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state105_1 424 6
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[1] 812 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[47] 512 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[56] 825 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[29] 827 136
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[11] 933 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_0_i_a2 540 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[6] 810 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a3_4[2] 858 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFL7NB1[1] 809 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[55] 1006 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_172 495 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[29] 686 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_6 899 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[55] 786 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[3] 549 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[0] 571 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[42] 616 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_7_1[4] 690 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_2[2] 591 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_one_beat_RNIBG901 612 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISKJ8R2[0] 775 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[28] 701 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 588 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[7] 531 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[8] 757 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1495 476 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_489 700 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO9NQ12[1] 967 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[12] 408 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[33] 392 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[17] 982 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f0_0_a3[2] 571 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[15] 598 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[20] 739 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_472 620 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_89 804 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[56] 875 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGH7R12[1] 963 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[45] 1008 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_misa[12] 713 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_344 1034 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[28] 370 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_142_1_2_0_3 677 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[25] 709 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_6lto7_0_a2_0_a6_0_a2_RNITPJN 416 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa 790 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[20] 536 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[13] 652 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_23 474 174
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[8] 933 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_7 592 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[31] 528 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[0] 549 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1 547 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[13] 535 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[1] 435 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[19] 570 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_5[6] 797 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[6] 720 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST1/U0 781 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNII90S[28] 672 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[34] 480 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMPDV[18] 617 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[23] 505 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[24] 980 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[7] 672 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[7] 661 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[20] 561 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[25] 655 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[18] 652 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_16_RNO 510 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_RNI9RUOI[13] 614 51
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2_tz[0] 423 6
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[14] 834 87
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m4_0 537 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1102 338 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIINCC22[1] 735 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[0] 710 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe0 545 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[59] 1054 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/m1_0_03 658 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[45] 1070 124
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[23] 942 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_1_sqmuxa_5_i_o3 881 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_RNO[6] 675 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[1] 368 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[0] 1068 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_9 546 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_29 558 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][36] 723 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[17] 1038 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS2R1R2[0] 837 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q 435 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[2] 748 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_70_6 522 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[0] 676 34
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[17] 955 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2253[2] 690 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][38] 660 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[14] 511 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[2] 613 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26 635 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI5O2F[5] 609 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[4] 561 31
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[9] 885 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI04FCF 439 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296_5_0_tz_1 534 207
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[20] 817 81
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2] 914 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1_[0] 791 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_755_1.SUM_0[3] 688 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656 736 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[19] 849 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[6] 595 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[18] 757 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[15] 622 33
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NxtRawTimInt 914 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[8] 703 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[1] 685 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[38] 688 129
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state100 431 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[0] 562 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 620 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[1] 722 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_252_0_I_10 612 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[30] 927 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[3] 486 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_9_sqmuxa 775 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[10] 487 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[29] 453 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[7] 762 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_5 545 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1376 854 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[7] 651 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[21] 715 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST2/U0 262 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[21] 978 90
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[11] 809 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[0] 1008 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[1] 771 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[5] 507 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[61] 958 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[6] 459 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[2] 699 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[11] 591 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIBNUK[22] 530 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIBJ7P[45] 558 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg[3] 758 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 744 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_size[1] 527 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.N_14589_i 724 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIS3CI[22] 721 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 592 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] 571 70
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_311 430 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[31] 570 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[7] 747 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[21] 461 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU847R2[0] 804 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[8] 527 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIVQ4N[19] 692 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[21] 937 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_17 492 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[23] 612 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_0/q 620 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][16] 549 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 711 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.SUM[3] 704 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST3/U0 864 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_824 326 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[39] 1061 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[6] 800 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[20] 989 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1_0[18] 559 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[13] 643 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[8] 659 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[0] 1056 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[10] 648 159
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[16] 935 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_153 1033 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_ss0 798 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[2] 551 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_csr[0] 547 190
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[6] 940 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI8DOO2[17] 726 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[49] 961 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372[0] 758 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[7] 561 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[45] 639 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[1] 508 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[37] 867 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q 482 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[21] 473 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[2] 704 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[28] 1016 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_639_RNO[0] 711 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2252_3 478 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[60] 902 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[33] 575 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[2] 630 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[20] 706 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12] 966 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/neg_out_1_sqmuxa_1_i 463 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNICFDV[13] 610 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/value_1 603 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_71 763 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[16] 605 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/maybe_full_RNO 713 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_8_0_RNO 448 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 757 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[8] 695 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[0] 557 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AXIBurstInt_RNI1QDU[0] 427 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[56] 836 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_20[0] 759 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[29] 754 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[14] 607 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[3] 530 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/U0 503 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_s1_0_a2 1007 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[30] 678 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_6 544 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[2] 562 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[4] 559 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[57] 596 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 569 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[49] 718 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[24] 763 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[73] 755 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4_RNO[14] 618 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1608.ALTB[0] 688 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[32] 1013 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[28] 603 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_2 533 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_745 637 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST4/U0 401 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[28] 1014 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_29 461 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_source[0][0] 633 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[47] 814 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/ram[0][0] 570 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK 375 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[49] 599 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_652 262 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_10 501 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[27] 647 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[1] 500 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[11] 482 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_557 425 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[3] 607 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIG418A[31] 509 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[60] 1022 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[38] 901 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_31 849 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI1KCL[12] 646 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIBGOO2[18] 664 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_283 706 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram1_[1] 564 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[51] 524 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[28] 654 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO[3] 502 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[14] 433 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[32] 1010 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[16] 575 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[50] 727 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[2] 543 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_905 657 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[6] 618 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[27] 543 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[5] 733 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_35 542 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/rf_wen 470 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[9] 629 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[63] 875 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[30] 780 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[4] 973 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[7] 728 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIG7BE[6] 637 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIARSM[30] 521 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[8] 604 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[6] 741 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 704 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/ram[0][5] 599 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AXIBurstInt_d_0_sqmuxa_i_0_0_o2_RNIMRR7 442 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[58] 973 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[5] 678 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[23] 636 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[5] 786 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[1] 708 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[12] 553 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST3/U0 772 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[11] 427 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 638 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIEHDV[14] 611 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[49] 529 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_75 785 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[37] 922 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0] 801 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[19] 627 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[24] 683 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_0_0_sqmuxa 403 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[10] 515 178
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa_i_0_1 366 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[14] 515 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[27] 667 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_165_cZ[6] 697 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[1] 445 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 560 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[45] 671 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_8_0_a2[1] 705 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[6] 605 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_2[2] 522 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f1_2_RNO[1] 415 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIS53S[7] 717 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[7] 677 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_rxs2 546 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_26_0_m2[0] 760 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[6] 782 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[35] 965 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[26] 1014 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIQ4U21[5] 599 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[3] 679 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[3] 566 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[16] 687 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[69] 640 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_41 764 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[26] 502 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[11] 476 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_4_0_a2[1] 606 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_21 497 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2[0] 632 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[22] 727 130
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRSH 413 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[58] 482 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[6] 561 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[37] 913 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5] 963 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNI2R1E[6] 461 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[59] 988 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[63] 962 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_5_sqmuxa_0_a2_i_0_0 365 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[4] 997 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[31] 589 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[58] 453 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_m2[1] 386 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[5] 558 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNIOEQV3[2] 501 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO_0 616 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[5] 485 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[29] 951 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2_RNO[0] 597 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2167[2] 662 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[61] 938 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1 763 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_0 558 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI81TR[5] 966 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][41] 650 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[24] 1047 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[14] 593 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[16] 642 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 699 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[9] 683 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[14] 448 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[27] 484 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[2] 601 46
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[2] 912 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][19] 653 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI6CAI[18] 696 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[10] 658 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/_T_3055_v_i_0_cZ[1] 692 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[28] 1033 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[33] 749 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_2_1 414 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_421 605 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1523 252 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[7] 544 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNO[13] 879 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[26] 720 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_6[1] 540 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[19] 737 198
set_location CoreTimer_0_inst_0/CoreTimer_0_0/TIMINT 874 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[15] 532 171
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[15] 871 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[21] 1002 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[2] 631 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[27] 908 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_11[0] 476 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[3] 763 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_2_03_3_0 497 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[5] 617 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[43] 878 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1020[3] 499 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[29] 870 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[2] 715 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[31] 988 130
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[23] 937 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[5] 471 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr4_2_a2 499 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_GEN_13_1 617 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_45 785 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[51] 733 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[32] 1073 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_d[3] 472 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[48] 449 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1035 507 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[29] 654 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIK2BJT2[2] 908 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBRdTranPend 821 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[20] 715 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[4] 731 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_RNI78JI[0] 557 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value_RNO[0] 534 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[21] 437 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[29] 1039 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296_1 543 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.N_14601_i 711 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_71_0_a4_2_0 532 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt[1] 868 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 552 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIVEP42[1] 746 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[3] 523 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[36] 991 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[28] 728 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[26] 492 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_xcpt_ae_inst 566 202
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_1_2[0] 904 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[8] 680 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[6] 656 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_RNO[2] 773 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[17] 472 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIHSPV1[21] 477 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_Z[0] 563 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[14] 656 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIAJCI[12] 658 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_xcpt_ae_inst_4 597 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a13_10_1 533 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[27] 625 96
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[5] 493 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[20] 516 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[54] 992 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 663 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[3] 551 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_668 600 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI571P[15] 457 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[23] 531 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[46] 1019 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[1] 992 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[36] 981 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[28] 975 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[40] 992 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[61] 750 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIM3F41[2] 514 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[6] 742 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdo_i_m2 414 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2259[2] 698 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNIA1I82[12] 637 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m227_1_0 725 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[37] 785 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_valid_RNO 618 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_575 655 144
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHTRANS_RNI6OLJ2[0] 507 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST2/U0 558 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIIKOD[5] 681 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1670.ALTB[0] 666 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[57] 718 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[20] 594 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1_0[3] 664 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[27] 650 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_27 406 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[26] 501 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_913 717 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIGV0V[63] 878 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[2] 454 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[21] 681 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIDJ5P[37] 486 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/U0 460 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[43] 637 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_178 491 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[17] 640 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_tz[48] 413 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_609_2.SUM[0] 703 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[52] 417 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[63] 883 112
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CtrlEn 970 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[25] 531 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[2] 556 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1336 724 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[62] 858 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[14] 649 102
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[3] 511 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0] 628 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_8_6_0_592_i_o4 465 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[51] 440 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_999 916 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[30] 643 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[3] 599 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes27_2_0 616 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source_1_1[1] 573 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[4] 729 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[53] 749 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[38] 965 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[10] 624 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[2] 1067 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_1_2 522 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[10] 641 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[39] 646 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_RNO[0] 821 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_243 881 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[8] 928 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_9_sqmuxa 951 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[17] 1000 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[16] 541 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[7] 743 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[12] 615 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[18] 733 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_wxd 507 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[16] 660 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[1] 706 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_2 629 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[0] 675 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][25] 568 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIMPHU[24] 559 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_414_RNIJDOP 745 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[5] 664 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[1] 625 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_6 695 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[19] 391 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[27] 911 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto7_0_a2_0_a6_0_a2 437 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[26] 639 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[41] 826 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag[0] 630 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[2] 565 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_426[1] 647 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[44] 670 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[1] 800 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/BRESPOut_1_0_a2[1] 552 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[19] 508 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[26] 726 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[2] 710 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/insn_break 653 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[15] 487 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1823[1] 566 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][2] 745 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[12] 854 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[7] 513 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[16] 438 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[18] 690 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1128_RNIF24K 559 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[21] 476 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[22] 750 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[13] 649 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[26] 628 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_617_1 574 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_2_RNIEK36E 396 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[35] 773 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[4] 695 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIHPRO2[29] 731 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST2/U0 678 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[5] 548 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[18] 531 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[18] 738 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0]_RNO[0] 524 141
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16 1007 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_3[4] 642 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[16] 674 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_928 618 87
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l[1] 956 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/U0 736 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/value 715 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_o3 811 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[7] 505 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[8] 753 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][3] 571 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIFQ4JD1[14] 432 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[11] 635 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[30] 525 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[6] 605 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2] 448 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[5] 660 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[23] 473 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1096[15] 737 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[0] 1029 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[50] 760 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[12] 556 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST3/U0 710 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIMR9I[10] 691 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_GEN_16 696 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_0_i_o3_RNI4P6I 906 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_2_0[10] 509 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 630 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt_d[3] 791 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[0] 680 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_417 549 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_4_i_0_a2_5 425 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[26] 1045 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[28] 453 195
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_23 951 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_123 646 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_m5_i_a3_1 653 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[27] 749 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[63] 895 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/ram[0][0] 571 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address_0_sqmuxa 682 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[37] 388 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][0] 696 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[3] 691 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[22] 613 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value[0] 825 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[0] 528 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[4] 561 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[24] 681 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST2/U0 858 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[63] 645 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[3] 604 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[22] 820 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI9KBI2[8] 548 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[4] 480 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[43] 925 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[13] 432 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_8[1] 568 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[2] 697 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[34] 485 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[42] 1062 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[1] 542 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[10] 753 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[29] 658 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[23] 680 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_valid_RNIEGVV 737 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[14] 649 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[45] 501 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[4] 607 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[11] 588 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[18] 554 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[32] 475 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[6] 500 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[3] 494 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[31] 596 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_13_RNO_0 511 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[8] 687 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv[0] 484 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 694 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRU4NB1[1] 815 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[9] 560 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[29] 700 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE13 764 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_442[44] 664 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[13] 522 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[2] 772 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIQFLQA[29] 472 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_622 975 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[31] 938 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1145 607 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIPTF51[29] 691 81
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[6] 923 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[7] 758 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[36] 391 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[26] 1049 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNI9RSR1[4] 821 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0_a3_0[32] 593 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[12] 606 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_777 873 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINTOBD1[1] 748 132
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[27] 946 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 534 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_383 602 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[6] 592 57
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTl10.CUARTO1I5_0 955 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI211T[5] 548 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[16] 965 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[1] 1004 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[24] 460 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_879 847 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[24] 560 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[42] 640 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_490 726 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[47] 811 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 624 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[29] 513 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[1] 571 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_64_4_0 532 207
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[20] 929 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[34] 822 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_979_2 680 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[59] 1064 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[30] 879 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_18 506 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[8] 729 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_4_0 599 195
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[13] 593 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[42] 1015 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[7] 369 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[24] 1045 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[7] 749 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_a0_4_RNIBQ35C[6] 559 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[5] 809 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[49] 538 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 688 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[29] 620 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[35] 561 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[18] 698 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_2_1 376 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[19] 917 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_2 552 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[58] 978 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST1/U0 595 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIMRFV[27] 598 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI7Q2F[6] 639 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[11] 629 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST2/U0 989 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIG9TR[9] 862 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[42] 1012 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST4/U0 486 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1665.ALTB[0] 667 63
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[20] 957 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[28] 460 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[25] 692 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[13] 672 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[4] 525 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1589lto1 701 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[8] 423 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value 715 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_19_ldmx 653 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[22] 661 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[2] 406 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1398_1[0] 466 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[28] 817 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[0] 559 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[22] 733 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[10] 642 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[24] 477 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[10] 531 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 654 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[1] 511 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][7] 746 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[6] 626 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o2_2_a2_1 847 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[15] 945 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1_1[22] 511 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[75] 594 156
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK 438 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_victim_state_state_0_0 609 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[11] 608 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[14] 674 79
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[4] 811 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[4] 761 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_2 663 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[13] 412 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[7] 407 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[48] 817 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI70CA_1[8] 767 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] 706 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[4] 594 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/IDReg[1] 761 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[47] 961 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_0 469 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[10] 599 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg[0] 475 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_7[0] 477 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_1_0_a3_1_1_RNI0IFS2 878 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_1_0 896 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 769 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[0] 832 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[30] 719 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIRD2F[0] 610 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_1_i_i_a3_i_RNIG87V1 833 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6_RNO[10] 628 45
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/clrPenable_0 885 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[39] 956 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNI23BS[2] 876 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[15] 649 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI6RTJ[7] 715 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[56] 574 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[34] 501 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[5] 805 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[18] 442 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[56] 833 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_7[2] 390 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un2__T_887 504 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[25] 650 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[22] 641 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1028 841 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[4] 1001 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[30] 1042 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNI8SKM[5] 655 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[18] 567 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1751_0[2] 551 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[13] 617 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[3] 1058 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[106] 791 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_0_sqmuxa_4 707 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[6] 501 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[4] 433 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[47] 963 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][0] 749 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[14] 483 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[53] 963 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_11_6_0_i_m2_0_m3 384 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[2] 721 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_524 934 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[23] 654 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[22] 639 208
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIVV571[2] 496 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_569 711 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1484 1034 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[26] 677 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[15] 635 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_x2[1] 699 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[3] 661 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[27] 474 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[21] 651 157
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[53] 962 90
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[6] 995 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[0] 696 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_700 414 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2_RNO[1] 611 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[1] 558 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[52] 869 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][24] 737 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[11] 493 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1475 677 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_xcpt_ae_inst 597 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[1] 899 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[8] 1031 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[29] 659 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[52] 485 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[52] 816 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1198[0] 626 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[2] 393 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[47] 486 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[25] 690 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[29] 663 211
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[50] 458 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_ackhavereset 468 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[57] 821 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[26] 657 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[7] 740 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_18_sqmuxa_2 934 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[6] 683 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[23] 569 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[3] 647 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[21] 471 52
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI00_1_sqmuxa_0_a2 1001 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[28] 468 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[7] 537 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_67 476 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_2[4] 641 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[1] 594 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 810 79
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK 406 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][2] 531 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[30] 882 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[0] 436 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 758 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[23] 393 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_16_ldmx 642 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[5] 556 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[37] 920 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[31] 709 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_a3_11 690 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_valid 519 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_Z[30] 506 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[32] 447 123
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un4_CtrlEn 905 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/un1_value_4 713 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[47] 915 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1] 953 106
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_2[0] 960 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIFQE67[30] 591 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1006 242 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/U0 218 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1896 573 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNICEOD[2] 678 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[5] 502 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 691 73
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_2_1[2] 392 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[32] 1039 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[0] 565 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_sn_m4 595 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[29] 631 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1557 517 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[11] 449 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[18] 698 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[3] 399 181
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[21] 874 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 654 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_4 603 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITRRTA1[1] 809 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[12] 669 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[23] 675 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[19] 466 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS7DM12[1] 772 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[66] 560 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST2/U0 705 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[28] 601 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[62] 777 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[0] 596 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1_7_i_m2[2] 558 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[24] 544 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[7] 545 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIUK331[0] 534 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m13_1 389 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[14] 604 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[18] 735 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[1] 542 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[26] 690 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[26] 670 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[35] 475 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISG2BT2[0] 1027 117
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[13] 487 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[13] 539 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[14] 516 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_3 775 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1264 297 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[4] 652 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1593 551 195
set_location PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160 512 2
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[20] 753 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST2/U0 993 72
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_1_RNO[2] 448 9
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset[0] 608 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[15] 510 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_29 291 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[26] 611 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[7] 681 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/auto_m5_0_a4 644 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[70] 752 181
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_o3[1] 449 12
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_399 655 141
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[1] 907 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 640 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1284_RNO 608 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[23] 741 157
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[20] 555 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[6] 709 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIOTDE 989 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[19] 701 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 559 106
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[24] 570 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[38] 913 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[4] 723 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_validc_3 556 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[30] 1065 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNI8CGM_0 627 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[12] 1015 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[38] 385 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_load 575 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_2_0_a3_0_a2_0 846 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[51] 955 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[30] 636 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_1_2 621 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[1] 615 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/ram[0][3] 566 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[19] 737 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNI97QA1[12] 543 81
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_21 912 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[42] 506 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[0] 544 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[50] 638 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[36] 784 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST4/U0 477 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[0] 673 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[16] 680 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[10] 648 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[7] 593 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/int_rtc_tick_4 537 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_24 794 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][1] 594 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_RNO[11] 400 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/empty 667 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[14] 455 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[25] 543 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[12] 678 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_15_sqmuxa_0_a2_2_a2 639 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_3 606 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[25] 731 136
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/d_PWRITE_0_o3 863 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1130 405 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIKTQU[38] 968 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[26] 573 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[22] 480 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[7] 568 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[16] 662 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 1044 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_755_0_a2 501 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[14] 608 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[7] 362 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[15] 454 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[3] 827 118
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[7] 940 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_24_0_m2[0] 775 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[24] 472 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[8] 544 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4] 786 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_56 496 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[23] 679 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[13] 463 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[5] 847 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_366 533 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[6] 605 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 930 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_0_1[32] 953 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_32 776 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[41] 990 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[17] 824 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_Z[0] 561 46
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[40] 989 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIBU2F[8] 612 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_9_RNO 664 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[44] 1014 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_10 540 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_singleStepped_2 642 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[27] 677 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_0 661 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[16] 566 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/cmdHi 462 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[54] 977 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[6] 554 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482_RNO_1[7] 714 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[16] 699 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[7] 640 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.SUM[0] 588 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[61] 970 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[3] 724 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[10] 696 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI08CI[24] 753 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[14] 622 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag_11[2] 599 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[62] 489 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[16] 704 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram4_[1] 950 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/N_332_i_0_a2 452 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[31] 622 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[39] 986 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_d_i_m2[3] 532 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_2 569 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[1] 620 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_1[24] 356 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_756 600 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt[2] 423 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 724 157
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[8] 897 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[21] 968 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[27] 904 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[11] 655 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[52] 504 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[13] 777 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST4/U0 238 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[16] 631 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/value 760 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[7] 727 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_7_1[4] 658 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[27] 558 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[25] 522 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[25] 566 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[2] 557 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[39] 936 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[2] 670 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[1] 683 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_1 571 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[1] 679 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[25] 494 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[77] 595 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[0] 706 49
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_4_0_a2 879 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[38] 403 189
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[11] 534 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[7] 714 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_21 460 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[9] 664 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST4/U0 570 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[63] 884 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[17] 674 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[6] 614 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[0] 632 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[5] 800 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[0] 741 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[51] 977 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[18] 522 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIELOU[26] 1014 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[23] 852 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[25] 689 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[13] 595 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[49] 532 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[3] 677 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa_i_0_o2_0_s 386 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[13] 552 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_0_533_0 694 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[38] 385 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/U0 546 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[23] 667 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[3] 409 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGJ5N12[1] 1026 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[1] 990 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[5] 530 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[27] 466 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_54 775 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[14] 1039 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[47] 512 132
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[3] 852 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 629 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[27] 624 45
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO_0[5] 540 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[3] 549 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[18] 439 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[23] 419 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST3/U0 463 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6] 526 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[4] 529 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI3NKMB1[1] 1037 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_hit_way 602 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[41] 648 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_748_3[4] 560 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5] 512 127
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTl10.CUARTO1I5_i_0 958 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[53] 785 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[22] 559 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIL5V31[9] 666 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a3 880 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][22] 641 70
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[1] 1029 90
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[6] 594 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[23] 635 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[11] 998 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIG70S[27] 630 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 643 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[17] 1003 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST4/U0 718 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[8] 616 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[32] 1049 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[8] 653 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIAFFV[21] 597 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[56] 573 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[12] 652 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a3 469 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_357 229 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[18] 486 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[9] 680 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_m6[2] 677 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][0] 733 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][4] 568 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_174 693 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[21] 765 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[49] 456 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[2] 856 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_size[2] 517 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[33] 748 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[63] 547 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_45 802 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[7] 447 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[7] 709 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[0] 355 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[25] 976 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 638 130
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc4 415 9
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_1[2] 836 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[27] 612 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7_0[6] 746 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[30] 467 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[9] 499 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST3/U0 598 141
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[9] 936 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[24] 539 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[9] 642 33
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRUPD 412 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[12] 960 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[25] 497 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_754 136 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[13] 1082 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIA634T2[0] 941 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[3] 667 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[46] 960 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a3[0] 829 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_888 589 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[21] 1022 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[48] 839 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRLOJB1[1] 965 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[7] 643 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_3_1 726 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[28] 973 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[26] 592 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPM1PC1[1] 1025 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[29] 538 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[44] 513 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[22] 687 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[8] 724 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[18] 530 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[1] 682 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_1 663 171
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll019_NE_i 972 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[36] 646 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[27] 907 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[62] 812 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[16] 905 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr7_0_a2 503 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[2] 766 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2_RNO[3] 607 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[0] 702 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 591 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram0_[0] 876 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_36_1 537 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_277 618 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe0 560 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[8] 749 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[40] 878 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[15] 548 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[3] 723 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[3] 590 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[32] 1011 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[4] 597 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[0] 665 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2760 712 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_554_0 633 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIJVI12[1] 1034 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_0_0_a2_1[6] 456 102
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count[0] 537 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_1 597 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause[2] 609 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_i[0] 464 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[12] 574 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_replay_next_0 655 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_590 985 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[7] 679 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEF5BR2[2] 911 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[28] 746 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_ack_wait_1 671 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[17] 714 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/value 549 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[1] 592 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[32] 673 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI8EAI[19] 726 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST1/U0 624 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[33] 1000 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[10] 639 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[30] 367 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1435 393 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8] 532 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[9] 546 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1593 719 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2981 649 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 858 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2054 643 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_7[1] 562 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[26] 1027 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[40] 661 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[7] 714 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_5_2 593 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[7] 824 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[45] 774 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[51] 962 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][31] 571 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[28] 987 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_RNO[2] 462 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_17 520 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[4] 546 195
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/HREADYOUT 870 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d8 473 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2255_0[2] 703 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_xcpt_ae_inst 567 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1[0] 525 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIPOAO1[19] 617 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[30] 914 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_509 401 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_152 628 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[44] 710 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1050 412 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[45] 1068 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31[0] 749 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[17] 1004 145
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK 399 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7_0[9] 728 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[26] 629 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_1_sqmuxa 450 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_551 375 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_865 607 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[6] 640 43
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[5] 549 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[3] 560 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[0] 711 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[1] 536 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_904 512 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[10] 628 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[2] 613 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 708 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[9] 701 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_654 897 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[24] 713 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIS1AI[13] 727 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/empty 615 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][56] 743 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_d[1] 470 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[30] 530 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 808 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[57] 790 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[12] 730 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_d_i_0_0_a2[0] 431 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_14_RNO[4] 616 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNI19GI 724 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 533 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[38] 987 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_21_RNO_0 628 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/empty 771 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[20] 965 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_799[3] 669 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ_0[10] 931 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_957 619 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_322 641 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_216 469 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[15] 726 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_812 281 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_176 299 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[21] 537 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[10] 694 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3 619 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[7] 664 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[26] 1028 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[23] 854 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2[5] 618 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7[2] 726 159
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[17] 933 79
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[21] 884 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[5] 591 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 713 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[28] 632 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[37] 596 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_12_ldmx 622 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m3_i_3 438 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_1[3] 763 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[24] 1039 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a3_1 700 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[9] 632 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/un2__T_1574 707 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[23] 831 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_2017_0 524 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[12] 914 133
set_location CoreTimer_0_inst_0/CoreTimer_0_0/TimerPre[2] 908 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[8] 617 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[28] 517 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST3/U0 352 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[27] 545 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIF7MO2_0[10] 616 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[0] 625 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_398 463 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[7] 510 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/U0 428 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[9] 673 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[2] 1079 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_891 591 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[51] 933 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_11 650 64
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m[15] 420 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_i_a5_0[0] 489 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 593 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_m1_e_0 488 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_in_a_ready 552 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249[3] 547 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_3[32] 927 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[5] 984 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[23] 983 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST4/U0 439 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[8] 502 42
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/un1_SDATASELInt_19_0_a3 479 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[5] 696 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[24] 530 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[38] 962 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1296_5_0_tz 531 207
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[3] 918 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_512 173 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/ram[0][3] 567 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[16] 635 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[29] 474 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_61 763 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[17] 523 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[8] 511 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m4_1_RNIBG8R2[22] 702 180
set_location CoreTimer_0_inst_0/CoreTimer_0_0/RawTimInt 866 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_655 683 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe4 748 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[23] 875 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[23] 499 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[5] 873 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[30] 451 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[14] 1009 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[20] 550 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST4/U0 743 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[0] 575 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[25] 752 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[29] 954 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[22] 543 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q 443 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_2[2] 857 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 737 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[0] 561 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[10] 754 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[4] 983 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[24] 659 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_142_1_2_0 676 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_GEN_257_0_sqmuxa_i_0_0_a2_RNIP50I 618 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[14] 1000 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[4] 696 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[6] 401 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[19] 814 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_28 560 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_a2_2 428 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_10_0_iv[31] 678 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_replay_4 555 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/updateInstruction_0_a2 432 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m[11] 425 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[47] 970 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[31] 377 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_88 762 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[2] 480 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 608 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[42] 429 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST3/U0 490 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_csr_en 529 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[16] 480 55
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[18] 937 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[6] 519 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_309_i_0 611 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_117 783 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[39] 997 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3238_ma_st 627 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[13] 659 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[16] 998 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 632 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_16_0_m2[0] 775 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1382 547 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[5] 711 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2764[2] 704 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_tmatch[0] 630 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_474 596 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[31] 654 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[35] 985 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_1_RNIFOFM 661 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[30] 913 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_0[2] 376 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[3] 591 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[19] 628 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AXIBurstInt[0] 815 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_90 718 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_Z[28] 504 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[5] 705 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[12] 662 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[2] 675 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0_RNINJIP 598 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNITQ6N[27] 687 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_893_1.CO1 508 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[15] 560 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[9] 680 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[13] 569 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[20] 695 166
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[7] 976 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[31] 444 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[40] 664 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_xcpt_ae_inst_4 589 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_65 807 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[39] 783 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[4] 764 112
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[28] 958 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[22] 692 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 642 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[32] 960 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_i_0_i_o2 465 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_auto_in_a_bits_address_1_4 472 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[46] 1038 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[37] 840 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_663 651 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[62] 861 151
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[5] 873 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 642 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/do_deq_1 712 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 910 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[48] 931 90
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[6] 895 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[48] 539 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[9] 783 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[14] 1071 121
set_location CoreTimer_1_inst_0/CoreTimer_1_0/TimerPre[1] 907 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST4/U0 591 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[31] 699 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIBRCK3 496 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q 427 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[33] 713 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1140 399 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST1/U0 437 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_opcode[0][0] 654 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[35] 977 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s2_valid_RNIJKC9 701 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[1] 661 106
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[24] 985 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[4] 636 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_695 532 198
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[14] 481 106
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[3] 909 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[6] 641 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[12] 725 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[0] 725 181
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[2] 991 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[61] 866 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[24] 478 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe5 779 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa 1004 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[28] 692 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIOQOD[8] 663 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[1] 461 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_8_iv_0[0] 521 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_583 957 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_killd_0 570 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[30] 751 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNIRVFCF 450 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[0] 823 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[11] 591 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[7] 534 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[0] 796 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNI05DE 987 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[0] 704 100
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS_1[4] 894 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$_0[0] 750 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_RNO[0] 611 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[60] 869 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFO4HB1[1] 822 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNILOGU[15] 590 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_567 637 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[20] 574 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d129_i_0 414 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29_19 476 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[27] 658 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690_0 462 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 618 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[28] 756 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[13] 1050 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[6] 553 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_store_valid_i_0_o2 621 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[42] 720 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[14] 647 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[31] 392 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[26] 678 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1_2[9] 475 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1808_RNISPJM 564 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_586 776 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][15] 639 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[23] 811 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_79 769 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[31] 547 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[6] 794 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[58] 978 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[35] 553 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[59] 941 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_304_RNIHSOA 606 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNIBBKS4 640 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[21] 977 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[9] 537 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[29] 705 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[61] 658 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST1/U0 491 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[48] 949 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_99 383 87
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_21 941 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_30_6_0_0 513 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[29] 555 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[2] 741 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1104[23] 676 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[1] 544 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[17] 414 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[24] 642 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_i[12] 854 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNICJIUE 375 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[2] 719 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303[7] 676 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[22] 668 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[6] 572 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[48] 553 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[30] 432 177
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[31] 977 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1323 267 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2322_2 679 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[0] 574 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[2] 574 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m1_0_03_0_a2 483 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIROQM[13] 638 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[14] 739 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 615 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[12] 511 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[25] 752 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[28] 404 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[42] 1060 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_auto_in_a_bits_address_1_0_a0_RNIJ7FM1 450 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST2/U0 399 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[39] 969 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBErrorReg 484 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[7] 552 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_98 761 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[59] 464 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_3_RNO 679 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_0_0_a2_2[6] 449 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[6] 639 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[59] 464 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[4] 666 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[2] 602 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_327 277 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[5] 571 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[44] 905 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_0[1] 375 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[2] 606 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[29] 445 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[3] 561 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_127 623 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[26] 1031 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[49] 529 75
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState[4] 866 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/N_1568_i 456 57
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK 390 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0_1[1] 571 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[4] 700 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2[6] 652 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_0_1997_0 610 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[24] 646 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[1] 614 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[21] 575 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut_RNO[3] 633 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST3/U0 848 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[8] 681 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[30] 552 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[16] 649 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[7] 666 34
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_676 1019 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[11] 426 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_1[56] 384 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[26] 464 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_724 409 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[2] 756 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[6] 641 105
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[15] 955 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE13_RNIH2BQ 714 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[56] 531 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_179 267 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[37] 990 90
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3] 977 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[36] 922 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_14_RNO_0 650 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][27] 669 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[5] 802 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[17] 553 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[19] 667 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIVRKP[11] 531 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[21] 655 54
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK 399 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[11] 598 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_10_0_iv_i[0] 681 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[16] 663 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[8] 501 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0_0[6] 655 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_578 337 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 629 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_RNO[0] 775 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[22] 644 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[4] 687 204
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[36] 1015 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[43] 866 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[12] 659 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state[3] 460 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1021 485 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_607 904 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[51] 923 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_706 326 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[5] 573 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[28] 1001 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[38] 889 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 618 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3236 639 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_57_2 520 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[42] 1063 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_49 780 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[17] 565 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1227 739 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1102[6] 673 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[25] 686 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST2/U0 807 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/U0 450 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[0] 1017 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[21] 475 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[22] 827 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2160[2] 661 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[58] 549 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3008 617 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[1] 1052 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[3] 1023 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[4] 591 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[17] 745 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[31] 486 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[2] 757 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/ae_ld_array[5] 635 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[0] 599 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[9] 545 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_1_0[1] 393 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_9 572 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST1/U0 712 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[19] 536 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][21] 604 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[6] 602 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] 518 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[2] 707 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[24] 537 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[6] 703 51
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[13] 962 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1227 626 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/U0 701 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[100] 672 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[33] 744 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[18] 619 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[40] 908 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[24] 984 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q 615 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1098 680 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[60] 931 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_30 811 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[25] 567 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1018 266 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_724_0_3 678 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[2] 561 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[37] 783 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_6 568 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[22] 562 211
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[18] 825 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[14] 738 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[4] 706 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[19] 812 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[10] 564 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI1ENK[3] 529 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_892[77] 535 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 710 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR12HB1[1] 761 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[31] 725 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[71] 619 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIG8RBV[0] 1024 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[26] 500 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_2_RNO[2] 856 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[29] 741 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_31 483 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[23] 569 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[4] 628 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_122 263 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[60] 896 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_ARSIZE_0[0] 564 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1445 827 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_304 610 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[52] 618 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_498 1028 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/maybe_full_RNO 601 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[6] 1009 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_int_out_0lto1 694 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[12] 677 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[23] 688 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[0] 562 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[27] 956 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNO[0] 825 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/maybe_full 712 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[18] 484 171
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[6] 980 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[34] 648 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_624 1050 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[34] 569 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu2_2[0] 504 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram0_[0] 792 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[14] 593 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram4_[0] 788 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[53] 719 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_671 431 60
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[31] 938 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[5] 574 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[5] 722 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1[21] 749 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[1] 695 37
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[16] 943 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIQIUH2[23] 486 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6_1_1[7] 519 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_927 700 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[21] 705 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_a2_4[0] 440 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[21] 699 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[31] 788 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[15] 940 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[7] 708 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.awe7 841 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[25] 667 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 669 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 1044 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/resHi_0 457 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[47] 509 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[23] 551 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[14] 753 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[6] 495 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[24] 610 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_24 568 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[10] 721 103
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_2 439 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVAUBD1[1] 856 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[54] 785 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[2] 588 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_678 733 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[54] 784 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/masterRegAddrSel 489 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[27] 961 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[5] 670 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[48] 466 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[0] 720 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[29] 564 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[6] 649 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_543 882 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[5] 713 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_161[14] 459 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[10] 1086 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_23_6_0_a3_2_0 488 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNI5AOO2[16] 720 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[13] 668 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[2] 475 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[40] 918 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[11] 1019 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_105 568 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_2731_source_6_sqmuxa_0_a3_0_a3 597 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_22 471 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[18] 733 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[3] 691 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[62] 844 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[15] 938 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2 616 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_0[2] 498 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[2] 968 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[15] 456 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2744[2] 698 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_66 831 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[18] 700 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI1VQM[16] 548 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[10] 654 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[4] 632 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[4] 597 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[35] 987 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[27] 601 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[7] 721 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[14] 736 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[21] 490 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[12] 560 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_0_1 411 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[4] 482 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[52] 856 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_rmw 636 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[30] 765 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[3] 735 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1587 533 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[75] 746 157
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_5 428 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2852[6] 718 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_4 605 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12 1015 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[14] 641 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIK11V[8] 715 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[6] 1018 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_12_RNO 656 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[41] 429 123
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[21] 952 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[6] 725 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_3_0[0] 734 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1819[1] 598 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[25] 737 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[5] 524 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[24] 409 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[25] 690 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[7] 668 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[29] 537 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[11] 610 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_2[0] 607 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[5] 557 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1_1[9] 505 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1103 361 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_813 995 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[54] 789 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 1042 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[5] 493 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_2_RNI4GVUG 631 57
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[14] 933 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[32] 1045 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[11] 986 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[12] 676 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[6] 612 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[13] 588 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[35] 1008 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[9] 851 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_valid_i_o2 473 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_7 628 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[29] 472 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_606_1 618 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[15] 452 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIKJJS[21] 663 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 620 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[39] 397 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[8] 422 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[14] 464 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[16] 541 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[16] 720 183
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[19] 932 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI28P0R2[0] 862 144
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[5] 919 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.awe0 655 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[7] 686 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_13 772 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_18[8] 775 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[27] 901 142
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[31] 914 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQFSB22[1] 761 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[18] 660 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24] 522 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[2] 521 84
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[9] 693 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[5] 722 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_RNO[1] 518 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[2] 704 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[55] 960 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[7] 548 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[59] 517 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[8] 705 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[13] 1083 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[7] 724 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[24] 683 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[4] 570 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[17] 646 211
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[0] 889 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[46] 1043 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 747 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 617 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_9 551 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_4_0[1] 388 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 1001 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[28] 502 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[24] 690 97
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBWrDone_d2_RNO 514 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_5[1] 592 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[1] 703 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[23] 855 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[8] 801 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[9] 759 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIHTNQ[7] 747 102
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/d_psel_i_o3 869 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe1 714 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_810 278 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[49] 802 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[3] 592 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_181 428 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[46] 646 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_698_7_0 521 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[38] 782 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[5] 471 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_8_sqmuxa_0_a2_0_a2 627 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST2/U0 813 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[2] 801 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[24] 1028 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[16] 553 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[15] 937 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[36] 912 127
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_RNIVLH82[2] 854 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[11] 1006 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[6] 709 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1 621 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNI53K0U2[23] 627 57
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns[13] 551 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_xcpt_interrupt_RNIK2OQ 554 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_addr[2] 433 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO_3 618 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_21 633 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_i[8] 904 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[40] 920 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_12[0] 476 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_387_1 673 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[47] 802 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_36 439 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_4 596 42
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int 436 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_singleStepped 642 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_107_0_a2_0 430 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m223_6_03_3 614 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[57] 449 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_2 486 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[11] 474 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI8VAE[2] 595 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[27] 905 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 563 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_158_i_0_a2 706 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[48] 729 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_30_1 572 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7_0[5] 723 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[7] 752 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_87 760 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1517lto1 676 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[0] 711 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1289 667 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[29] 590 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[16] 543 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[2] 686 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[25] 739 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_11_sqmuxa_i_0_0 354 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[53] 960 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[12] 655 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_3 485 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[35] 561 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIL55H[9] 664 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[25] 1050 103
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_a2[2] 428 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[39] 999 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKUP5T2[2] 906 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[37] 643 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/killm_common_1 566 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[13] 973 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[6] 618 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[1] 993 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQBFI12[1] 964 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[27] 691 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 672 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m3_RNITUUC2 535 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[4] 954 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[2] 556 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_9[8] 800 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_696_16_0 524 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2033 463 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_0 532 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[6] 784 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[6] 590 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_916 275 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[58] 981 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[45] 1025 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[24] 619 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_i_o2[2] 799 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[62] 640 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIQ1CI[21] 702 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[32] 570 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[54] 768 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIF3GL[4] 528 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[32] 1031 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 727 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[6] 567 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/BVALID 777 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a3_0[2] 861 102
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[3] 858 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1308 426 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8] 509 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[38] 894 154
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0I_1_sqmuxa 995 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[57] 711 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q 426 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[5] 650 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_0 694 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47] 936 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[15] 1023 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_typ_11[2] 590 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[5] 700 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_801[5] 557 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[17] 717 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[15] 528 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d124_i_o3 928 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[42] 1022 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[5] 677 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/blockUncachedGrant_0_sqmuxa_i_0_o2_i_a2 648 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][25] 739 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNO[4] 810 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[5] 732 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[0] 826 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_N_3_mux_i 520 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/U0 388 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[43] 1016 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[31] 1015 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[28] 465 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[9] 690 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[22] 975 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_2_03_0_0 488 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[26] 627 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_24_6_0_0_0 485 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[16] 486 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_0[30] 622 73
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns[1] 871 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[9] 607 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[12] 644 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[44] 414 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNI1RMS[5] 659 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[27] 646 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[13] 522 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2124 575 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[0] 902 115
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_a2_0_a0_0_0 422 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIPDKK[9] 547 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_0 591 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_0[10] 793 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_326_1_5 682 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[27] 690 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[38] 976 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIO2U21[4] 636 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[29] 564 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2[0] 597 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[23] 525 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o3_0 851 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_639[1] 622 130
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK 410 12
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_215 404 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[63] 915 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[3] 729 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst_RNINT4N_0[7] 484 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[20] 474 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[33] 776 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI9TJH[12] 675 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[34] 882 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_8 528 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[13] 1034 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[44] 940 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o2_2_1_0 844 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch_102_0 718 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 977 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[21] 463 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[50] 881 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[0] 554 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[47] 410 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[62] 857 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[3] 590 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[14] 1034 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[20] 770 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[0] 755 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[25] 767 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[51] 964 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[50] 759 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[22] 552 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[12] 546 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[15] 643 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/RRESP[1] 482 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[24] 782 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[8] 643 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[50] 951 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[44] 942 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_awe0 712 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_last 601 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[49] 820 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7_0[1] 596 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[6] 686 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/U0 545 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIUTJS[26] 757 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[2] 511 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[4] 1029 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI4BOU[21] 936 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[37] 896 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_3 627 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[30] 1034 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[54] 378 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2046 562 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[12] 1025 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_1 701 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[1] 724 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0[56] 937 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[8] 698 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[46] 997 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7_0[0] 610 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_36_3 513 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_24 668 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2164[4] 660 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[28] 987 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm[2] 525 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[0] 696 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1573 874 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[70] 609 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes27_2 628 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[46] 1028 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 1012 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[77] 681 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[14] 972 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_382[0] 745 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[13] 517 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[43] 670 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[28] 745 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU09EQ2[2] 1036 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_592 636 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[21] 755 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_580_i_0_0_o3 607 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[6] 699 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[5] 523 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[28] 514 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIAJQU[33] 952 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][3] 741 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[9] 508 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[46] 978 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_645 663 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[8] 672 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[21] 627 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_14_0_m2[0] 715 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[5] 661 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_97 759 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[23] 464 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[1] 702 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[1] 1038 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNI19TP[5] 593 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d 744 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[10] 480 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST2/U0 780 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[27] 760 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/maybe_full_RNO 606 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[11] 753 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__ldmx[5] 536 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[63] 952 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_804 475 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1127 387 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_713 634 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_12_0_0[0] 712 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0_RNIPLIP 588 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_52[1] 708 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[3] 493 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][34] 728 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[48] 808 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[35] 989 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[13] 592 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[32] 1047 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q 442 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1005 233 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[11] 640 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/un1_m7_e_0 604 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8SVIR2[2] 991 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushed_RNO 614 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_4_i_a3_0_a2 856 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[4] 574 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_1 470 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_861 510 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un2__T_663 573 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST3/U0 227 69
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_7 427 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[28] 698 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a3_2[2] 855 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[20] 770 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1080 237 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI30LP[13] 537 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[53] 962 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_18 521 198
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[17] 976 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address_0_sqmuxa_1 672 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[23] 483 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[47] 516 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[7] 822 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0_[9] 664 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/U0 417 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[23] 820 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177 539 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[1] 524 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[22] 560 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_ram_0_0_RNO 706 174
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/un1_SDATASELInt_19_0_a5 877 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[29] 521 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[37] 919 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[26] 650 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[32] 987 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv_0_tz[40] 950 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1315 646 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_ack_wait_0_i_0_a3 662 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[19] 850 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[3] 475 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[51] 465 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[11] 522 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[4] 904 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_7_sqmuxa_0_a2_0_a2 678 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/N_303_i_i_o2 403 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.SUM_0[3] 718 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_1[2] 751 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[19] 545 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[5] 744 193
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_2_i[16] 903 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[13] 540 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST2/U0 911 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[9] 747 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[33] 386 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[10] 674 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_272 620 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[15] 542 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[3] 536 49
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[14] 849 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_0_sqmuxa 594 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[14] 1024 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[60] 904 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO_4 605 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_Z[0] 552 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q 458 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[24] 690 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[35] 1017 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[61] 915 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_312_19_sqmuxa_2_a3_0_0 473 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[43] 825 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[20] 674 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[0] 674 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[50] 950 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[10] 572 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[23] 745 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI69DV[10] 649 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0CTOR2[2] 898 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIH6FL[29] 674 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[31] 718 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[6] 529 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[5] 630 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 658 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 807 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[12] 544 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGDBJV1[1] 760 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[4] 803 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[15] 667 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIUN1E[5] 722 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[49] 488 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AHBError_d_0_sqmuxa_i_i_i_i_a2_0 458 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[33] 763 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEn 498 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[29] 594 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495[3] 486 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[15] 508 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[21] 1000 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[15] 776 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[23] 967 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/do_enq 725 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1154 593 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[4] 681 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[11] 989 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST4/U0 261 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[10] 412 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_1[10] 354 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2768 668 156
set_location CoreTimer_1_inst_0/CoreTimer_1_0/DataOut_3_sqmuxa_0_a2 900 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m158_1_1 1028 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_39 709 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][29] 743 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIKLIC1[14] 593 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[12] 445 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[35] 481 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_28 496 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[3] 504 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1596.ALTB[0] 687 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI9FH51[30] 667 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2172[3] 672 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_20_sqmuxa_i 940 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[15] 528 102
set_location PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0_RGB1 1749 12
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[3] 948 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_144_1 663 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2[3] 616 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[12] 495 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_257 632 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[9] 691 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[2] 718 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[22] 717 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[21] 509 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a2_RNO_0 424 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[28] 487 102
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[2] 937 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 693 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[58] 980 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[13] 991 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[9] 1010 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0_0[30] 654 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[49] 975 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0_RNO[0] 551 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNICRQM[22] 475 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_285 654 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_52_2_0_o2 542 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7SOPB1[1] 854 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1029 960 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[5] 566 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[45] 1022 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[10] 403 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_10[8] 803 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[1] 595 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[14] 1076 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[12] 764 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[0] 724 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[16] 447 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST1/U0 859 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[30] 645 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[2] 601 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[58] 976 112
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[8] 496 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[24] 570 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[32] 595 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[2] 549 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_tmatch_0_sqmuxa_RNICQ8K 615 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_466_0 517 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[6] 541 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1_RNIC4321 614 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_RNIHJSI1[1] 825 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][21] 534 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[27] 883 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[11] 990 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[32] 1046 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[15] 560 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[8] 504 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_86 887 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[38] 960 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_12_RNO 497 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_10 686 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_5 550 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNISRJS[25] 762 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[17] 554 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_210 228 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorUnsupported_iv_RNO_0 502 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST3/U0 539 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 608 114
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_4_0_a2 883 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[19] 813 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[27] 971 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[14] 652 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv_0[1] 491 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[30] 495 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[17] 675 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[28] 717 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI301QB1[1] 989 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[54] 527 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1066 709 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count[0] 445 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_4[1] 529 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_3_RNO_0 484 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[0] 796 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[14] 1079 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[23] 712 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[61] 770 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[14] 616 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[50] 458 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[22] 505 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2254_0 486 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[27] 958 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_401 935 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7[1] 730 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 809 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[0] 612 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[50] 518 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[1] 568 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[17] 556 202
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[38] 379 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec_RNO[4] 699 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3_RNISEKR 676 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[23] 655 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMJ4C22[1] 808 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIU8JO[29] 653 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 989 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_RNO 501 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[9] 617 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_457[2] 555 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/auto_master_out_d_valid_or 720 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2[40] 423 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[33] 953 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI6JEK[15] 495 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_400[1] 552 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[4] 561 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[14] 672 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[7] 624 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_5 694 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[49] 830 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST3/U0 406 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[9] 650 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[6] 802 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/RVALID 868 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/_T_27 556 84
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[29] 993 84
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[0] 889 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_482 484 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1009_0 547 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1] 954 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[18] 751 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr5_i 752 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST2/U0 666 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_3 485 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_817 726 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_575 714 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI31RM[17] 571 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[22] 668 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST4/U0 866 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470_RNO_2[7] 752 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[7] 543 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48] 802 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram7_[1] 951 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[3] 644 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[2] 746 166
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/IDReg[0] 763 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[26] 692 69
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[12] 952 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[46] 980 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIACOD[1] 661 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_1 786 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[28] 482 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[22] 678 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_beatCnt_1_1.CO1 474 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1393 424 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_16_en_1 593 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1313 864 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[26] 467 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/IDReg[2] 539 127
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_1 411 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[23] 722 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_hit_state_state_2_RNO[0] 603 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1827_1.SUM[1] 596 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[7] 448 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[30] 531 174
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[13] 867 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[25] 760 142
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[3] 945 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[27] 663 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[60] 918 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[25] 533 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[1] 666 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[16] 698 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[19] 443 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_2_1 384 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST1/U0 849 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[2] 474 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_2_RNO 506 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_a2_0_0[5] 434 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[19] 684 175
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[20] 988 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_2_i_i_a2_i_0_RNISGEH2 415 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_8 514 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[47] 916 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[49] 809 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[41] 804 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 754 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[63] 656 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_0[0] 517 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[18] 778 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[3] 702 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[5] 662 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIGNOU[27] 930 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[4] 606 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[11] 594 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[45] 949 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[6] 674 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source[2] 568 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[35] 984 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[51] 882 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_0[0] 908 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_RNO[2] 532 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[23] 667 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1533 827 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][1] 505 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[14] 985 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f0_0_a3[3] 567 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[2] 742 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[31] 995 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause[31] 656 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_a3_0_4[0] 511 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[53] 758 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[4] 563 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/value 675 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAQ6DT2[2] 989 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[7] 633 31
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_2_i_i_a3_i 832 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_valid 697 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[1] 539 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_416 1036 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[39] 958 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[26] 1060 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[3] 721 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HSIZEInt_d_2_sqmuxa_i_o2_RNI462F2 414 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[19] 1023 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[6] 623 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2164_4 473 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4] 790 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[22] 823 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST1/U0 256 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[30] 931 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[48] 798 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_valid_1_RNO 604 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[20] 733 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1_5[3] 663 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[39] 1073 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[22] 439 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[24] 977 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO 458 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[25] 548 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_RNO[1] 608 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1091 648 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1011 484 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[2] 621 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[24] 468 126
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 918 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[29] 514 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI197P[40] 511 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[22] 466 193
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CountPulse_RNIFMIP 921 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[20] 594 211
set_location CoreTimer_0_inst_0/CoreTimer_0_0/p_NextCountPulseComb.un1_NextCountPulse63_0_0 889 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1297 437 69
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1 587 5
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIRQSM[22] 547 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1217 676 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_replay 548 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[12] 679 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[10] 395 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[43] 511 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1355 792 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[34] 787 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[3] 563 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[7] 569 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[5] 986 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[1] 676 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_7_6_0_a3_0_0_a3_0 515 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1078 912 63
set_location CoreTimer_0_inst_0/CoreTimer_0_0/DataOut_3_sqmuxa_0_a2 907 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[4] 664 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[22] 798 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_8_iv_RNO_0[1] 526 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/empty 852 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[24] 679 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[3] 757 183
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns[13] 867 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0IIO42[1] 1035 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[0] 575 69
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[5] 978 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[32] 1034 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_o2 623 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause[3] 680 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI8JSU[41] 955 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[15] 611 195
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK 392 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_u 698 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9_RNO_0[18] 653 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[39] 400 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[43] 875 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[44] 892 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 611 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[74] 599 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][11] 672 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_3 495 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST1/U0 404 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 668 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_612_1_0 654 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_15 615 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[39] 997 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[59] 942 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI3GNK[4] 552 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[12] 440 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[28] 684 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[1] 880 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[6] 664 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_xcpt_i_a2 570 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_41 687 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[11] 519 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram0_[0] 792 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_103 429 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2[1] 611 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[3] 562 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_11 548 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[7] 671 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_3329_0_m2_i_m2[0] 573 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[18] 554 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[3] 660 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[4] 703 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[3] 571 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[9] 517 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[48] 765 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_39_RNI7C5H 746 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIA53LB 483 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a2 705 198
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI01_0_sqmuxa 996 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[24] 473 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[45] 959 118
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[25] 963 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[16] 1073 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[19] 566 207
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[38] 993 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[35] 1009 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[0] 999 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[1] 627 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4_sqmuxa_i 941 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[48] 604 102
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[15] 931 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIEGOD[3] 674 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_24 353 69
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/un1_CUARTO00l_1_sqmuxa_0 971 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBRdDoneReg 802 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 602 61
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST4/U0 338 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_216 679 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[38] 848 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[47] 669 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[12] 1011 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIA1BE[3] 605 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[6] 613 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[15] 957 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[7] 719 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1827_1.SUM[2] 593 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[14] 544 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_a7_0[56] 893 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_602 601 144
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[15] 848 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST4/U0 865 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[5] 731 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_speculative 702 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[20] 648 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_507 480 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[5] 805 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[0] 1009 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[39] 687 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[13] 1036 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[10] 528 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2205_0 522 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[52] 756 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[30] 502 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[15] 606 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_type[0] 546 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[45] 1030 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[1] 709 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI7JBP[61] 564 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_6[1] 401 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_source[0][1] 631 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_1_1 412 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][9] 631 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[18] 598 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[29] 663 210
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_442 565 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_replay_RNIIKCB 680 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNI31QR9 487 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[5] 1008 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[35] 959 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[15] 655 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/_T_260 432 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST3/U0 258 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_cnsts2_tz 527 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[49] 843 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[3] 635 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[11] 546 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90 520 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[44] 752 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[26] 726 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[31] 508 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[3] 529 82
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_5 426 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_req_cmd_1_0_a3[4] 589 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[47] 971 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[27] 528 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[16] 938 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[16] 519 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[13] 570 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNI136H[4] 519 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_69 774 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_3 664 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNILGG31[1] 660 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__ldmx[4] 529 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_309 604 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[23] 391 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[3] 596 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_2 607 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[13] 975 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_161[22] 488 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[7] 668 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[8] 633 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1] 844 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[8] 643 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1624 548 57
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[6] 974 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[20] 863 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][2] 574 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_a3_2_4 749 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_8 520 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram3_[0] 793 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[54] 990 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 603 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un2__T_2130 492 189
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_0_RNIQSF01 455 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[45] 985 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_1_2 718 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST4/U0 875 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[0] 758 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[1] 746 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/SIZEReg[1] 763 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_479 699 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1911[5] 630 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[6] 712 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[8] 643 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[4] 997 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_65_10_0_a4 530 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_a2_11 522 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][4] 627 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_221 618 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[21] 679 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[2] 556 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[30] 676 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/io_debug_st_u 630 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[31] 569 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[1] 540 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[5] 599 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1588[0] 687 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[29] 863 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[13] 841 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_fence_i_RNO 559 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[11] 454 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_70_3 539 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][5] 752 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[56] 841 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[7] 750 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[18] 978 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[1] 967 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[2] 729 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5] 558 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[5] 668 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[43] 872 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[30] 898 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[2] 1059 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[16] 541 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_23 642 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST1/U0 706 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 657 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[0] 493 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_466 519 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[24] 572 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[6] 762 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[25] 688 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[1] 689 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[3] 532 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv[2] 490 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_0_0_0[0] 400 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/un1_flushing_1_sqmuxa_or_0_0 619 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[26] 672 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6_i_o2[2] 681 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[6] 702 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un2__T_2126 549 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[4] 528 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[13] 572 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[5] 875 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[17] 644 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1456 482 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[42] 1045 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq 556 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[49] 805 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[53] 536 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[17] 559 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_0_0_cZ[1] 531 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[19] 699 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32] 989 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/value 561 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 595 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m3_i_a3 376 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[29] 818 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[18] 671 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[20] 645 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq 557 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[1] 1064 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_912 254 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0_3 595 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 563 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_0_0_o2[0] 843 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[3] 690 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[11] 471 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[24] 1052 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[30] 713 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[50] 844 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/trapToDebug 669 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[31] 507 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[3] 697 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 636 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNITQQM[14] 543 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_size[0] 594 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1280 280 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[6] 780 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[28] 468 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[24] 555 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt[0] 408 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIFD4H[9] 765 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/un2_m_interrupts_1 635 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[55] 1061 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[5] 474 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI2UIFB 573 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[15] 709 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST3/U0 591 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[29] 911 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_504 627 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[33] 952 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST1/U0 690 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 1050 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.SUM[3] 597 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST2/U0 453 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[4] 663 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[6] 482 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[13] 569 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_in_7_ready 607 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[2] 687 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_15 400 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIOQBT 551 54
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0[0] 903 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[17] 495 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[8] 724 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[22] 707 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[21] 696 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[9] 460 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[12] 558 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[1] 593 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[28] 689 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1096[30] 675 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[57] 793 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[27] 662 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[25] 744 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[58] 481 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[25] 550 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[44] 515 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[11] 718 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[8] 629 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[14] 477 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[13] 666 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 1070 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_487 698 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[29] 950 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[3] 705 127
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[23] 932 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[3] 407 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[52] 691 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[24] 664 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un3__T_5203 592 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[4] 797 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2252_1 469 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[7] 388 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[33] 378 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[3] 1071 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[107] 795 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][5] 560 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_98 931 69
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_65_i_0_0 423 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[45] 496 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[29] 448 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[46] 563 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[63] 772 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d7_i_o2 526 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[20] 768 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[9] 515 37
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[23] 753 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[8] 683 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[16] 495 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[23] 804 103
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[24] 956 81
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[6] 828 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[48] 818 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST2/U0 951 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[3] 713 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIUGHI2[7] 546 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[15] 669 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[7] 443 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[19] 575 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[19] 475 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[31] 750 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 1020 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_7[8] 797 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_33 542 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[1] 689 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg[1] 545 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_57_3 519 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[6] 1032 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[27] 512 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_3_i_a3 824 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[15] 838 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr19_i 492 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_64_3 523 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[0] 468 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[52] 408 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[10] 492 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[4] 515 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[44] 944 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[5] 557 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[17] 505 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11] 474 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNITSSM[23] 541 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[19] 727 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 603 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST4/U0 711 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[31] 630 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[6] 720 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_718 997 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[25] 776 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[2] 690 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[56] 632 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1038 499 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_2_0_1_0_RNIB01G1 422 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_78 789 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKX0[0] 509 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[7] 595 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[21] 672 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNILQ9PC1[1] 1040 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[5] 808 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[7] 728 55
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO11 989 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1203[1] 633 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[25] 619 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_bypass_src_1_2 521 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_1_3_RNIOTTRA 558 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[14] 718 183
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin3 923 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[30] 717 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_ndmreset 497 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[8] 566 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_1 469 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_1_i_o2_0_a2_0_0[9] 855 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_beatCnt_d_0_sqmuxa_0 795 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[21] 685 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[18] 388 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[63] 449 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[21] 1090 121
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[16] 683 91
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[30] 943 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m72_0_m2 603 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_0[2] 626 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[19] 605 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[45] 1017 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[2] 510 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[4] 474 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[59] 1044 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[38] 896 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AHBWrDone_d_0_sqmuxa_i_i_0 828 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode[0] 726 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_11 211 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBKRBD1[1] 901 132
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[4] 498 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[0] 672 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_19_6_0_0_0 504 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[34] 996 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[20] 757 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[2] 803 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_805_1 522 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[4] 628 31
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrAddrReg[3] 468 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[20] 636 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_32 514 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1635[1] 714 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a3_3_0_a2[2] 852 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[3] 711 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2_3[0] 631 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_370 692 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_2_0_a3_0_a2 845 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[45] 1026 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[30] 876 130
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CountIsZeroReg 919 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[13] 638 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[8] 444 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[44] 884 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/U0 514 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[6] 612 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_3 544 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[1] 917 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_1476 643 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un58_0_iv_RNO[1] 439 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_419 1031 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_WSTRB_0[2] 715 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[14] 609 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[36] 990 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_1[27] 631 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_id[0] 619 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[27] 662 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[52] 802 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[11] 629 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[3] 634 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1197 442 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO_1 615 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI8AC71_4[26] 533 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][0] 517 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[49] 826 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_4[0] 606 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[12] 979 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[10] 623 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[1] 592 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d99_0_0_RNI1TG41 842 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1505 438 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][25] 635 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[20] 393 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[15] 493 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[44] 882 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[54] 823 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[10] 397 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[5] 738 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[0] 536 37
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST3/U0 770 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_48 772 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[32] 751 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[55] 520 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1400[0] 458 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 999 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[11] 619 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_300_1 619 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[7] 621 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_12_RNO 510 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_bits_size[2] 569 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[44] 932 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[34] 469 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[1] 686 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2158_1[5] 466 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0_0_0[30] 639 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorUnsupported_iv_RNO 500 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[15] 649 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2[13] 652 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_a2_2[1] 859 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO_0 542 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 1050 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[4] 568 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[12] 618 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/requestDOI_0_1 671 156
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHTRANS[0] 831 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_71_0_a4_3 531 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[36] 438 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[32] 1019 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][0] 598 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST1/U0 976 69
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNI12671[2] 501 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST1/U0 763 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[7] 778 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[35] 448 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_11_RNO 702 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_814_0 708 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[23] 828 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[9] 914 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1145_RNIAHGM 678 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_495 232 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[41] 833 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[47] 914 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[26] 675 196
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_a3[5] 961 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[38] 935 151
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNextEn 906 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/U0 386 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[117] 792 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[20] 517 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[2] 964 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[19] 572 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a2_0_RNO[7] 603 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[58] 462 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 715 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[5] 858 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_975 413 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[7] 685 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[28] 964 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[9] 400 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][1] 757 109
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[3] 892 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEDQ8R2[0] 971 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[2] 621 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[22] 686 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[13] 537 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[2] 1020 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_6_1[1] 520 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2UI5Q2[0] 751 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[23] 679 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_d_ready_0_1_0 508 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[7] 515 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[30] 387 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[22] 492 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[37] 902 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_33_6_0_0_0 500 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI26VPQ2[0] 734 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[60] 932 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[4] 563 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_545 597 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[9] 620 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[10] 567 70
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_18 963 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/U0 498 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 1049 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[3] 522 109
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_5_0_a2 882 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[2] 559 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_0[1] 834 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q 447 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q 436 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 716 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[36] 980 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[41] 428 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_885 705 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram7_[0] 747 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 650 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_1_cZ[5] 556 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[1] 1040 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[5] 741 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[31] 642 30
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[0] 941 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_3 549 150
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[29] 931 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[6] 810 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[0] 541 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[10] 492 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[5] 697 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1184 864 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[9] 606 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[9] 642 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_6[1] 675 60
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_i_o4 839 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_998 599 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/U0 363 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[39] 1005 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[37] 806 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[4] 794 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[23] 826 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_30 784 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_654[3] 575 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[22] 678 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[26] 693 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[1] 605 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[62] 484 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_25 634 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_28_6_0_212_i_m4 510 48
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[20] 957 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 704 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[15] 554 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[48] 818 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_breakpoint 574 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1099 165 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_791 399 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1019 485 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[4] 753 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[5] 685 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[5] 629 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[9] 431 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_12_0_0_0[0] 716 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI4R331[3] 516 129
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[6] 962 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[5] 692 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[7] 740 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_28 401 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25] 509 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[12] 664 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_0[48] 929 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[26] 467 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[26] 689 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIK4HER2[0] 860 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[18] 745 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0] 621 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[30] 371 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d104_0_0_RNIF9O21 841 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[6] 556 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_6[6] 572 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[5] 677 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[5] 597 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[0] 558 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[38] 900 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[16] 653 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[8] 484 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_24_RNO_0 655 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_644 666 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[2] 534 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[5] 495 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_size[1] 565 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[6] 624 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_0[29] 623 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[4] 727 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a3_RNO 892 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[114] 672 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[29] 473 177
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[3] 924 79
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[0] 1008 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[20] 767 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29] 512 37
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST1/U0 683 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_15_RNO_0 651 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][61] 659 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[14] 533 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[6] 557 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIMVCI[18] 642 159
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0_a3_1[1] 909 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/nextState_1_1_iv_i_o2[3] 410 51
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR_0[28] 488 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][29] 674 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1285 961 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[24] 619 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_622_3_0 646 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[14] 637 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[67] 759 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_645 567 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[24] 764 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[24] 717 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_94 830 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_i_1 414 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_flush_pipe 562 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[2] 523 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[16] 485 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[47] 917 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_17 645 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[8] 472 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST2/U0 254 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q 438 55
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift 440 13
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[27] 720 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[29] 524 181
set_location CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 921 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[53] 796 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[26] 1064 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[25] 777 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[9] 639 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[16] 725 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIL9KA3 471 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[4] 650 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[33] 595 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_53421 595 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[15] 1026 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[0] 684 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][7] 673 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[0] 836 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[16] 557 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_50 847 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNISL1E[4] 720 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[2] 688 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0_7[6] 564 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[31] 505 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[4] 704 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1341_0 538 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[14] 575 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[61] 1037 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_0_03_1_0 474 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_430 573 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIBF3P[27] 535 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[8] 678 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[10] 761 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST4/U0 845 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_RNO[1] 817 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[20] 674 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[10] 1025 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[45] 639 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[36] 989 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 612 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_4_0_0_1[1] 544 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[30] 886 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[22] 542 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[2] 717 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[29] 630 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_11_sqmuxa_0_a2_2_a2 638 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[22] 641 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[19] 607 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46_7_i_m2[3] 719 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[16] 674 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[14] 499 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[7] 540 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_237_0_a2 638 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[62] 823 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_471 685 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[16] 734 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[29] 906 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1163 666 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_27 485 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a3 891 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0]_RNO[5] 537 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[14] 621 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[4] 521 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[15] 415 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[48] 961 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 636 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[13] 1019 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_1 554 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[3] 690 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[17] 668 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[9] 637 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[52] 535 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_38 458 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_302 996 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[5] 563 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[35] 981 112
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[24] 970 87
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTOl0l 958 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d128_i_0_o2 353 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 717 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIT4TP[3] 595 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[1] 660 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 543 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[18] 494 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_512_RNO[0] 636 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4VTBV[0] 1025 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[15] 574 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[20] 570 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[3] 920 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[27] 712 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[7] 614 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_457[2] 738 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI1GCV[10] 645 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[3] 642 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[5] 760 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST4/U0 350 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[46] 1070 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[38] 965 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_singleStep 636 213
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI6TAE[1] 638 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/auto_in_0_a_ready 628 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[0] 722 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_a5[5] 807 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][35] 739 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[15] 610 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1593[0] 689 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user[3] 519 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/un1__T_381_1.CO2 575 114
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[14] 837 88
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/latchAddr4_1 868 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[2] 597 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[4] 621 208
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[0] 476 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_6[12] 677 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[74] 626 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0[0] 518 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[34] 786 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[7] 472 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[3] 741 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[3] 728 124
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_2_0_a3 878 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[9] 862 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_747 152 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0_a3[33] 598 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[36] 905 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[33] 730 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[9] 689 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[40] 562 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[5] 714 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[3] 661 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIEJOO2[19] 728 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[63] 903 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[4] 720 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[22] 555 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[3] 502 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_849 973 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[27] 959 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2033_r 463 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_59 436 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/data_hazard_mem 520 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[40] 798 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[0] 666 49
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIRR571[2] 498 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[12] 693 189
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_i_0 878 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[26] 1052 124
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8.m5_1_2 982 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[27] 667 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/take_pc_wb_1 676 183
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[28] 993 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[18] 528 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[31] 690 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[29] 953 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/U0 507 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_1_i[9] 860 102
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[22] 575 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[51] 958 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_31 664 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[30] 560 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1071 229 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_12_RNO_1 509 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][54] 743 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNICJOU[25] 948 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST2/U0 590 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53] 455 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[20] 776 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[15] 945 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[8] 459 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST3/U0 759 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_2_sqmuxa_1_0 397 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[36] 992 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST3/U0 560 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/U0 218 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[2] 575 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[117] 699 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_m3_0_a2 468 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIANUU[51] 932 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[3] 502 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1048 482 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[59] 1006 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[33] 721 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[2] 568 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[7] 513 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram1_[0] 890 115
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0] 996 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[61] 913 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST1/U0 288 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[29] 969 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[1] 882 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1621 491 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_845 565 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_replay_r 557 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST4/U0 426 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[22] 545 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQK6JR2[2] 985 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_prv_0_sqmuxa 673 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[31] 975 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNISPHS[16] 626 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[11] 509 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[7] 650 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[7] 691 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3090 624 165
set_location CoreTimer_0_inst_0/CoreTimer_0_0/OneShotClr_1_RNIC5992 926 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI1KU86[23] 486 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[18] 747 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[9] 471 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_1_sqmuxa_1_i 927 99
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[2] 905 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[21] 571 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[28] 995 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[22] 608 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[59] 1046 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[32] 630 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI28AI[16] 678 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/U0 500 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[1] 708 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[44] 926 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][4] 518 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_11 484 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 624 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[17] 546 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[48] 655 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11_RNO[8] 629 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[7] 524 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[52] 757 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[3] 558 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/BIDOut_cZ[2] 554 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[3] 662 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d_1_sqmuxa 451 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/busyReg_2 426 49
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_iv_5 899 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_815_1 606 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST3/U0 707 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1385 494 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGDC5T2[2] 1037 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[2] 495 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[15] 530 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_3[8] 801 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[28] 677 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[1] 775 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[7] 506 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_37 768 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[4] 539 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[3] 590 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_603 613 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_39 495 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[11] 608 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_size[0][2] 655 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1719 588 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[56] 540 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_7_2 643 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1368 245 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_7_0[3] 689 132
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[7] 865 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[92] 744 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[28] 959 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[50] 540 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[29] 832 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/value 713 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[25] 506 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIFFF3F[0] 439 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[27] 628 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[15] 609 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[17] 413 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_a2_0_RNI7DKG 413 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_14_0[0] 712 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[26] 547 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg[1] 757 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[2] 464 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[22] 742 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_134 778 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[21] 734 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[4] 394 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[29] 648 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_413 427 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2OBCT2[2] 771 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[31] 674 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIVJEL[20] 595 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBV5BD1[1] 1034 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[5] 791 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[48] 796 142
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[28] 940 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[42] 654 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR_i[4] 871 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[29] 1032 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_77 785 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_5[14] 597 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[29] 537 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2 550 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[19] 496 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[0] 588 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/wb_cause_cZ[1] 647 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[4] 637 189
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI 401 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[46] 506 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[1] 659 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[61] 776 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/invalidated 757 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2165_2 475 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[5] 666 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_377 622 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST1/U0 736 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_4_RNO 508 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[26] 1078 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[5] 502 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[63] 923 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_xcpt_interrupt_r 569 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_63_iv_0_RNO_0[1] 688 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/U0 418 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[13] 592 135
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[23] 573 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[2] 752 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[31] 682 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[27] 494 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_339 690 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[23] 722 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[23] 836 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[10] 603 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[13] 569 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[23] 464 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram2_[0] 809 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_csr[1] 541 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[10] 760 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[61] 453 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_656_RNO 736 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[12] 570 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[2] 769 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1545_1_1[0] 674 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[25] 642 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[45] 559 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight 613 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 610 127
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CountPulse 905 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO 613 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr2_0_a2 845 105
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTlOl_2[7] 994 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[34] 500 126
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[22] 867 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_6 724 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[28] 693 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[4] 547 214
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_i_0_i_0 467 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv_0[39] 369 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIERQJ[29] 715 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[3] 758 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[26] 655 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[25] 647 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[41] 830 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[25] 728 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[63] 914 109
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_4 425 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[19] 913 142
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[19] 932 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[35] 987 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_26 456 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common_1_1 623 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_xcpt_ae_inst 590 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[14] 1069 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_118 412 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[7] 666 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4] 512 55
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[22] 559 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_0[28] 615 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[10] 682 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[0] 660 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_o3_0 808 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][1] 705 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[8] 512 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[28] 591 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[28] 669 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[17] 702 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_35 880 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST2/U0 772 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1251 412 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_291 455 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[13] 945 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[6] 1074 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[51] 733 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[2] 681 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][39] 755 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 744 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJSHDB1[1] 807 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[0] 648 31
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/U0 457 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_307 493 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[1] 731 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[12] 488 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 1055 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26_7_i_m2[0] 709 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[9] 732 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv[4] 633 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO_2 549 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count[4] 449 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[11] 706 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[35] 1011 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_107 856 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_write_0_0_0_RNIQNFK 623 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_0_sqmuxa_3_0 907 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[18] 667 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_739 664 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNO[1] 840 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[11] 1023 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__ldmx[4] 533 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[32] 1004 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14_i_a2 823 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[7] 420 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[57] 719 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185 525 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[79] 725 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[25] 759 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_16 399 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_670 289 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI0BOJ[13] 672 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_704 269 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_287 713 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_17_RNO 492 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushing_8 618 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_47 771 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNICCF3F[0] 438 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[5] 862 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2228_NE 495 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[22] 819 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_0[8] 489 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_dmode 622 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[57] 816 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[12] 860 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[32] 939 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[31] 985 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 779 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK 412 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[13] 494 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[37] 489 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/do_deq_1 605 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1065 971 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[29] 590 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_28 618 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[2] 772 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[9] 515 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[45] 552 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[3] 569 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3SBA_0[6] 744 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[26] 1068 118
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PSELSBUS[2] 893 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[0] 868 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[11] 679 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[22] 377 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[21] 437 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[42] 987 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[46] 431 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[47] 965 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_482 697 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[22] 674 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS0L6T2[2] 869 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[6] 674 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_1 603 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKAMSS2[0] 988 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[51] 972 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_8 790 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST4/U0 523 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[26] 475 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 687 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[2] 707 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][23] 726 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/ipi_0 492 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[24] 959 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[27] 979 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[4] 1004 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[48] 784 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_608 642 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[3] 661 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[29] 636 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid 452 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0[40] 391 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIFTPM[19] 473 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST2/U0 375 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH 531 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/_T_31 616 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[7] 399 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[5] 753 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[14] 978 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[18] 563 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[15] 636 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][28] 728 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST4/U0 488 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[49] 805 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[6] 1012 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_3_RNIOS7V 538 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIVS6N[28] 672 72
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRSH 411 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 631 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[4] 1007 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[51] 881 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNIQ9ML 983 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[24] 1038 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_0 603 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1333 229 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[26] 676 198
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK 438 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI9VLH[21] 689 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[28] 676 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5[2] 710 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[0] 664 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg[3] 532 109
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_RNIIE09[2] 437 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[19] 632 207
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[0] 829 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[16] 660 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_796[4] 563 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_0_sqmuxa 606 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 860 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0_AND_INST2/U0 593 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[8] 704 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_x2_3[0] 615 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST3/U0 847 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[7] 678 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[1] 686 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_284_RNIOGMP 691 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_nack_0 644 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_source[1] 552 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[23] 833 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIBMK61[14] 374 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0[5] 476 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_186 854 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[8] 697 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNO_0[0] 773 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[13] 687 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[27] 440 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/ARREADY 500 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_o2[0] 671 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[0] 713 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_770 897 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[18] 483 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_102 619 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[6] 521 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[45] 984 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[2] 629 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m20 534 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[7] 548 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[50] 876 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[44] 926 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe1 780 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[52] 855 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_501 1015 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[57] 462 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[10] 561 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[24] 541 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_1[5] 741 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[2] 647 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[19] 893 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1548.ALTB[0] 661 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m216_6_03_3 615 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_604 247 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[30] 540 210
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[46] 431 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[2] 696 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[21] 574 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a2_i_i_a2_2 443 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[20] 393 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_82 812 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[4] 728 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_2[1] 535 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[31] 651 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt[0] 870 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[1] 553 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[22] 465 190
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[7] 865 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][1] 596 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/io_dataChainOut_update_0_a2 435 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[7] 729 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_907 982 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[1] 671 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[50] 866 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST2/U0 848 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[1] 687 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/io_resp_cacheable 626 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_GEN_55 396 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[12] 674 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[52] 868 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIJMHU[21] 531 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1825_0[0] 565 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/ipi_0_RNO 500 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[25] 602 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1102[1] 680 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_RNI5IL1I 436 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST4/U0 286 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[1] 696 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_i[3] 840 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 554 85
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_2[4] 977 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[2] 636 43
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1031 268 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[18] 440 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST1/U0 815 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[49] 821 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[6] 662 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[28] 609 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[13] 568 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[6] 558 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1237 411 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[34] 390 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_o2_0 904 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 611 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[5] 615 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[2] 1072 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[14] 760 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_speculative 700 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[9] 705 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNID3MH[23] 688 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[2] 643 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[52] 865 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[4] 1005 96
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[3] 500 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[7] 751 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_980 630 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[31] 547 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST2/U0 973 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_5[2] 590 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEBKDT2[2] 745 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[43] 931 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12] 496 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[19] 940 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m221_6_03_3 614 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[27] 682 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKFTM12[1] 987 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[1] 757 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[4] 681 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[21] 461 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[45] 1021 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[2] 655 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 996 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[59] 1035 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[25] 765 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[25] 739 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_144 842 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNICNEI[22] 652 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[4] 724 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_484 472 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32] 449 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr 641 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[55] 627 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[14] 637 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram0_[0] 738 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[25] 628 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[18] 553 183
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[1] 845 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIL9KH[18] 668 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[6] 560 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[51] 973 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_9 789 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[14] 713 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[0] 591 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[10] 1088 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[7] 629 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_8[10] 769 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[4] 548 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_8 695 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_4 449 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_306 457 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_0[1] 698 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_27 670 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[25] 499 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[1] 552 72
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[1] 848 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO10DT2[2] 821 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[40] 661 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_714_0_a2_0 499 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[14] 746 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1_RNID5321 573 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[13] 645 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST1/U0 811 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram4_[0] 733 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[26] 476 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_37[1] 693 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[6] 727 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_832 514 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_addr[11] 699 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[16] 661 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIJBUED[11] 353 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[55] 1053 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIKROU[29] 953 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[36] 391 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscCount[0] 613 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[4] 589 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 643 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[15] 680 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[4] 776 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[1] 662 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[5] 570 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI5L4H[1] 684 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_4 399 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[48] 784 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[13] 647 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[0] 964 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[29] 691 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[25] 555 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_3 497 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[2] 655 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[23] 474 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[2] 567 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[14] 540 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[42] 1017 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[1] 668 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[28] 616 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][5] 631 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_274 842 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][51] 600 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[18] 598 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_tmatch[1] 627 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[16] 672 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_247 218 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[29] 901 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIM3VU[57] 816 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[2] 1071 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[0] 666 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe1 619 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[48] 827 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[41] 836 136
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[20] 988 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[20] 645 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[24] 1030 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[2] 385 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg_RNIIJVU[0] 475 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[33] 759 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[22] 521 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[15] 619 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137_5_axb_1_1 686 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[22] 647 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_338 648 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[6] 540 214
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[43] 1009 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[5] 546 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[26] 1026 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[30] 914 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[1] 836 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_92 773 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_969 514 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[58] 597 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_error_0.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error_ram0_[0] 758 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[16] 1061 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_14[20] 633 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[11] 608 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[4] 561 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_831 352 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[6] 474 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[5] 829 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_2 605 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[49] 808 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[44] 656 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST1/U0 252 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[6] 739 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d13_0 413 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI9D3P[26] 492 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNI9I9HE[0] 425 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 543 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[3] 1011 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[36] 993 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[14] 591 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[22] 653 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 726 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[7] 535 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[41] 892 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[34] 792 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[5] 553 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[62] 850 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_1_en 591 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 774 136
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[20] 966 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[17] 554 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[61] 867 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[0] 745 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[34] 832 139
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK 390 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[6] 514 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][30] 614 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[6] 1012 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrEnReg 927 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI9LNQ[3] 750 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNID6SF3_0[7] 535 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[26] 645 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q 425 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[6] 508 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[18] 756 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIG1OM[9] 652 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_4_RNIPBPO[40] 447 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNIRTV21[1] 696 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNIE2LM[8] 655 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[21] 1036 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[13] 516 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[7] 651 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[53] 890 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[20] 734 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_0_RNILE7BF 376 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[17] 679 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[4] 532 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1] 496 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_o2_RNIAFIJ 622 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_slow_bypass 544 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[2] 629 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_20_sqmuxa_i_o3 917 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[36] 934 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[21] 659 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[5] 407 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[30] 484 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[25] 417 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[5] 599 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[19] 846 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[33] 725 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][0] 575 70
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_699 609 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 462 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[14] 1032 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[3] 531 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[40] 647 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[7] 723 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[41] 829 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[1] 879 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[19] 864 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[43] 785 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[2] 759 166
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[10] 955 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[30] 671 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2760_1 710 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[22] 567 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[11] 700 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1899_0 572 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_686 535 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[26] 497 132
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[0] 995 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2172_4 534 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a2_RNO_1 424 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[58] 978 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[1] 652 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[59] 532 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][7] 573 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[0] 721 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[6] 384 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[29] 816 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[28] 693 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[45] 558 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[20] 551 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2483T2[0] 778 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_189 1010 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[3] 725 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[0] 871 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[7] 720 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushing 618 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[12] 657 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_0[2] 374 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[1] 591 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNIAUKM[6] 657 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[43] 929 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[6] 1027 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 532 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[0] 589 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[42] 1045 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_4 675 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1079 158 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[1] 392 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBRdDoneReg 468 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[61] 951 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_60 469 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_27 709 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[44] 925 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[21] 493 172
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[30] 747 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[37] 888 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[55] 519 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[60] 935 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[0] 514 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[25] 683 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[48] 812 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[48] 814 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[43] 848 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[1] 475 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6BV7R2[0] 947 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[20] 629 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[21] 547 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[24] 567 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[37] 911 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[2] 639 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[4] 641 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[6] 509 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[4] 959 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[20] 637 211
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[20] 413 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[45] 1061 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[19] 448 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[4] 548 214
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_940 663 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[26] 692 96
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO 431 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_669[2] 729 118
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[25] 939 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[61] 450 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[7] 483 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[10] 635 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[39] 599 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[5] 688 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_687 530 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_444 225 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[28] 985 151
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_tz[0] 922 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[68] 645 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIC3BE[4] 657 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[21] 474 181
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[11] 985 84
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[26] 953 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[6] 720 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[30] 523 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0[17] 685 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[0] 665 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[42] 998 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607_6[0] 607 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[4] 771 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[113] 659 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_7[0] 688 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBErrorReg_d22 714 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[20] 971 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_68 801 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[30] 631 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i[9] 454 102
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMCurrentState_RNI6M543 469 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[7] 728 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[3] 675 142
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_6 438 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[22] 644 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[35] 927 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST2/U0 678 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[16] 688 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_127 802 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[2] 1040 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[42] 1056 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[35] 739 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o3_0_RNIPNR91 843 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[48] 780 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGBDNV1[1] 859 144
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR[31] 486 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[23] 838 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[15] 532 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[10] 627 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_m6_0_a2_2_1 557 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[14] 516 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[2] 561 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_1[4] 745 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/SIZEReg_d[1] 763 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_3_RNO 613 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_579 360 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_2_RNO_0 634 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[8] 393 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR[30] 490 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_681 151 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[44] 489 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[19] 538 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_13[4] 636 51
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[12] 932 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/commandRegIsAccessRegister_4 634 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[12] 935 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_currState_9_2 494 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[7] 833 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][4] 537 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m3_i_a3_2_0 363 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[0] 634 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_0_0[32] 390 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_69 681 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHTRANS_RNO[1] 459 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_0_sqmuxa_3_0 376 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[23] 539 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_1[24] 759 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[8] 454 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_RNO[0] 843 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_waddr_1[0] 480 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST1/U0 589 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[12] 517 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[55] 375 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[9] 693 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST4/U0 240 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_305_1_RNIMJ18 683 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_BURSTReg_d_0_sqmuxa_0_o2 502 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[30] 688 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[0] 384 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__ldmx[3] 504 138
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK 411 21
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6_RNIEVQB2 436 6
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[9] 851 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[9] 934 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST3/U0 725 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_10 571 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[10] 497 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q 424 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[30] 596 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[24] 979 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[5] 695 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[34] 835 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[0] 729 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[16] 511 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd_2_RNO[2] 595 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[6] 606 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m183 727 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST3/U0 688 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[28] 727 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[22] 591 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[54] 1024 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[4] 772 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[1] 910 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1479[5] 510 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[15] 610 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_395 847 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[39] 483 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_currState_9_2 777 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI3J4H[0] 728 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_0[5] 617 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[62] 809 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[30] 638 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[23] 702 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[3] 937 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 657 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[17] 614 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][17] 558 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_0 622 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2187 538 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[14] 415 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[23] 534 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1584 638 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt_d[2] 783 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAPHN12[1] 940 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_2[0] 702 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[12] 610 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[0] 664 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_15_ldmx 615 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[51] 922 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1[8] 795 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[57] 710 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[19] 914 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 589 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0[1] 860 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_1_i_o3[9] 858 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_sqmuxa_i 902 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[2] 562 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 613 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[21] 599 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_880 549 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_148 698 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[4] 613 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[32] 362 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m213_6_03_3 619 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[3] 618 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[7] 638 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1450 265 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[6] 521 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[54] 516 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[16] 686 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[20] 472 180
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3] 987 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_246_0 592 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q 464 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/nextState_1_1_iv[2] 439 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[4] 695 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_468 562 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[7] 703 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1041 567 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[2] 591 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[44] 897 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a2_i_i_a2 435 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[21] 1021 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[30] 628 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3055_1_CO3 684 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[23] 537 174
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[4] 957 76
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[6] 462 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_valid_r 571 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_3 591 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[25] 630 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[1] 701 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[17] 730 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIGKQH[8] 705 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[3] 555 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[27] 532 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 613 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 677 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[54] 990 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[16] 736 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_ack_wait_0_i_0_a3_0_1 667 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[27] 895 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 611 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1137 556 150
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[3] 511 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[34] 476 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_646 492 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[26] 687 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1_0[56] 444 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[28] 481 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[26] 1069 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[17] 738 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[3] 657 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[18] 734 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][9] 755 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[2] 448 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_3[8] 590 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[41] 883 133
set_location CoreTimer_1_inst_0/CoreTimer_1_0/p_NextCountPulseComb.NextCountPulse48_m_0_a3 867 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[20] 597 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_149 156 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[15] 944 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_438 658 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[22] 669 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_o3_i_o2[1] 876 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[0] 720 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[29] 691 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1611 557 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[4] 360 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[65] 457 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI7QCL[15] 614 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1_1998_0 630 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_567_2.SUM[0] 704 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_3_0 591 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_2[16] 533 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[5] 732 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[14] 673 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[45] 434 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[37] 367 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[10] 675 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[2] 1009 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/ram[0][5] 740 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_548 155 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_29 399 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_2 704 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByte_1[0] 771 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[14] 458 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[5] 562 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[6] 762 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[28] 548 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][3] 760 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[1] 515 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_30 405 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_8_sqmuxa 938 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 860 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[41] 427 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt[2] 867 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a3_RNO_1 890 99
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[21] 611 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[2] 471 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[1] 1036 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_2 706 165
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[31] 852 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[2] 558 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[44] 656 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AHBError_d_0_sqmuxa_i_i_i_i_a2_0_RNIJG51F 456 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[2] 475 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[26] 561 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[17] 527 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[5] 499 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1409 660 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[19] 573 85
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[9] 880 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[20] 798 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_1 537 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIVTMP[20] 565 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2148 527 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[19] 452 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[7] 456 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i[23] 640 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[24] 664 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 1044 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto7_0_a2_0_a6_0_a2_RNI5DO7 413 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[15] 639 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[1] 385 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[9] 537 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBWrTranPend 814 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0[6] 641 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[57] 713 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_969 653 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST2/U0 857 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[13] 698 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_13_sqmuxa_0_a2_0_a2 627 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_34 769 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[1] 478 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[28] 505 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_valid 563 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[48] 821 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[29] 613 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[21] 1053 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[4] 619 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[31] 503 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[63] 547 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[3] 465 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[59] 642 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_rxs2 557 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[19] 442 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI1JQ9G 423 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[22] 711 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_609[2] 572 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_99 785 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_a7_1_2[48] 397 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[34] 950 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_17_0_0[0] 779 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[53] 575 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNIUQRB2[7] 665 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_25 401 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[39] 491 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[24] 456 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[2] 634 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_10_i_0_0_0 438 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecdata[0] 538 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[28] 370 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[20] 976 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[24] 990 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/do_enq 604 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AXIBurstInt_d_0_sqmuxa_i_0_0_o2 471 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes27 701 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[10] 619 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[5] 697 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[18] 636 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_9[4] 571 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI79D51[11] 630 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[29] 701 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[56] 786 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[3] 743 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[5] 780 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIASC8R2[0] 858 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[41] 1012 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[13] 507 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIQSBT 598 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_27_RNO 709 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30] 471 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_18 469 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[26] 720 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[31] 512 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[24] 537 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_ack_wait 671 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNISGTJ[2] 704 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_6[8] 793 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_641 385 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[40] 923 124
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll019_NE_i_1 976 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_16[8] 784 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1039 883 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_misaligned_i_0 671 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[2] 555 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[20] 473 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[3] 510 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[26] 652 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[49] 788 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[12] 512 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_RNO_0[0] 541 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[14] 672 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu2_2[1] 514 190
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[4] 945 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[28] 954 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[14] 1045 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_5_RNO 507 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[26] 782 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNID03F[9] 598 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_615 833 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a2_1[0] 838 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[7] 707 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[63] 647 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1352 864 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[0] 548 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[44] 892 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_182_1 755 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[4] 671 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 593 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIUTRA1[0] 540 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[6] 541 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[3] 639 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[30] 638 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_6[0] 395 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42_7_i_m2[3] 659 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[24] 537 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un53_i_a4_0_a3 855 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[14] 606 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[33] 773 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNI67BS[4] 883 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[16] 1064 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4[48] 954 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[35] 474 123
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[20] 646 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[6] 667 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[47] 1009 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[28] 501 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[2] 479 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_9_sqmuxa_0 352 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[8] 678 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[28] 666 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1281 642 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[22] 736 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_37 553 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[4] 758 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[11] 758 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[11] 991 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[55] 1064 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[10] 704 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[23] 838 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[2] 697 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[54] 782 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[12] 591 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[2] 839 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[3] 456 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[29] 470 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[27] 466 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[26] 532 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_8_0_a2[0] 696 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[8] 694 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[31] 1016 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7[3] 527 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[24] 776 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[19] 671 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_RNO[2] 423 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[48] 810 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[37] 399 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[2] 447 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[10] 564 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[3] 1016 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[61] 954 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 561 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[58] 980 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[22] 504 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_2 785 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[9] 846 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_203_0_a2 424 51
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[4] 525 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_eret 652 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[23] 692 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/maybe_full 714 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_188[1] 679 117
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[2] 422 10
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[12] 602 169
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1565 255 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[12] 602 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[28] 529 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q 452 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_0_sqmuxa_2_i_0_i 557 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[7] 754 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_tz[56] 411 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[63] 887 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[14] 964 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[26] 738 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[4] 594 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[4] 985 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIET0V[62] 883 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[17] 755 195
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[10] 954 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/completedDevs_3[30] 633 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482_RNO_0[7] 710 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_677 863 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q 446 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_16_RNO 637 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1101 246 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/maybe_full_RNO 715 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEJMOR2[2] 857 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_10 652 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[20] 646 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_a7_1[0] 906 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[44] 645 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_valid_hit_pre_data_ecc_i_0 614 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[41] 572 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI8HQU[32] 960 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag_11[4] 594 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIVSQM[15] 540 96
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4] 982 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[14] 717 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_0 542 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[21] 667 90
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_1_0_a3 881 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[7] 571 34
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0] 1019 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[24] 511 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 721 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 561 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIGJDV[15] 599 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPJRD52[0] 806 111
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[2] 543 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_213 511 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[11] 673 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_x2[8] 823 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN1EPB1[1] 858 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg[1] 526 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[21] 949 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[54] 1003 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[4] 539 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_0[8] 688 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0619R2[0] 984 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][55] 723 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI710N3[27] 482 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[4] 778 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[18] 669 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49_7_i_m2[3] 604 30
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK 410 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[19] 724 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[71] 588 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[3] 554 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[15] 652 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[6] 1058 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[47] 960 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_mask[3] 683 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[28] 752 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_80 253 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ_2[10] 932 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[22] 700 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 982 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[9] 459 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48] 568 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[3] 591 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsRefill_RNIERCE 652 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[6] 995 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[1] 672 142
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[15] 917 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[31] 673 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[19] 592 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa 882 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/RLAST 792 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[28] 469 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_7[6] 624 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[37] 843 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[4] 606 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[10] 642 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_2[30] 920 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[12] 601 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[0] 699 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_4[2] 616 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[28] 412 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[4] 695 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_13 612 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_36061_0_a2_0 567 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/ram[0][1] 565 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[45] 417 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23] 521 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[55] 1004 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[31] 522 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[1] 557 37
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[52] 417 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[23] 438 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[12] 707 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32[2] 561 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[87] 798 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[29] 970 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[3] 590 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[8] 653 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[9] 606 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[8] 695 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[2] 712 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[19] 609 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[5] 742 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[62] 858 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR[31] 482 102
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1 576 147
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIP0TP[1] 559 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[51] 979 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[43] 930 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_3[0] 615 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/io_debug_ld_u 628 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[20] 468 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[2] 569 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 650 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_7 635 135
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK 400 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[19] 737 199
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK 398 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[0] 458 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[10] 570 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[7] 590 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[48] 827 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[22] 731 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_29_ldmx 661 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrEn 794 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_o2_2[1] 457 99
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[15] 956 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/_T_33_0_a2 438 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[9] 604 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m58_0_a3 496 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[55] 543 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[26] 1045 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[14] 603 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_RNO[0] 517 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_67 777 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[56] 538 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[0] 575 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[3] 717 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_1[1] 630 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_648 737 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST3/U0 988 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488_RNO_0[7] 761 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4I34Q2[0] 1033 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[13] 1081 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[12] 673 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNI314H[3] 762 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_89 1046 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1402 1036 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[2] 403 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[10] 698 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[49] 791 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[14] 707 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value[2] 811 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[16] 689 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[3] 570 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_14_RNO 658 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_58 497 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[29] 452 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[12] 647 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_841_2 668 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[21] 1010 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[21] 960 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[47] 947 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[5] 639 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[12] 559 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[20] 569 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[19] 736 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] 764 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[1] 562 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[4] 740 103
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[7] 939 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/value 759 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0_1[4] 720 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[10] 1028 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[6] 558 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/take_pc_wb_0 565 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_last[0] 604 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[12] 528 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_flush_validc_2 613 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[10] 1015 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_o2_0[5] 545 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[31] 647 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[0] 705 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[6] 707 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[20] 617 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[7] 506 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[41] 455 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_1_RNIIRPP2[27] 668 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[3] 1002 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq 753 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[1] 971 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[29] 744 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][5] 528 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[27] 888 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_bits_size[1] 571 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[54] 782 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 752 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq_2 553 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/slt_1_u 506 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[57] 814 130
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[10] 954 90
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_a3[1] 968 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[25] 546 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[36] 939 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[15] 548 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[6] 638 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1147 590 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__ldmx[2] 539 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22_7_i_m2[0] 727 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833[0] 511 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][5] 528 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[25] 762 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[27] 692 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0I27T2[2] 761 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[1] 731 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[4] 650 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_16[20] 644 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_8[6] 653 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1[0] 662 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_156 459 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[22] 525 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[7] 596 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVQSMB1[1] 1036 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_7_2_RNO 634 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[22] 715 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0[6] 471 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST4/U0 588 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNIF6LB[8] 571 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[6] 616 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[0] 671 34
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_RNISBVG1[0] 868 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_2_3 678 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST1/U0 868 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[8] 950 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][22] 677 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 900 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_6 390 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_26_ldmx 657 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[7] 568 33
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK 374 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[24] 1048 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_o2[0] 557 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[11] 699 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[21] 615 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[21] 588 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][59] 735 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[13] 724 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1022 694 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[11] 1008 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/_T_22 604 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIF3R12[1] 835 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_391 461 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[89] 772 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_25_RNO_0 661 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[1] 574 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[51] 448 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_stalld_7 529 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[20] 415 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[18] 697 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[4] 753 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[3] 558 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_hit_way 602 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_442[45] 660 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[30] 530 160
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK 409 21
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[21] 962 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[13] 494 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[24] 759 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_RNO[1] 422 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[44] 925 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[7] 778 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/U0 610 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[15] 498 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKHRI12[1] 939 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO[9] 481 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[31] 479 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28] 506 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_223 646 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[6] 689 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIUIQH2[16] 494 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[55] 1058 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[45] 424 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3] 525 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[5] 656 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[4] 708 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[54] 998 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[42] 1023 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[43] 424 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1634 703 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI7LHQH_6 567 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[9] 560 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQ34PQ2[0] 760 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[2] 522 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 748 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[18] 747 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[17] 682 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[23] 700 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1479[3] 513 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[20] 596 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0_[0] 550 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICPBJ12[1] 822 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[2] 728 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[34] 481 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/io_cpu_s2_xcpt_ae_st_f0_0_0_a3 640 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[6] 663 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[6] 763 129
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK 437 27
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/U0 456 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_RNO 627 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29_7_i_m2[0] 536 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/d_first 709 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[17] 681 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[27] 665 57
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1[4] 973 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[1] 563 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[0] 899 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[55] 1065 133
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[2] 891 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[2] 553 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[62] 842 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe0 757 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[8] 753 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[21] 1031 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 742 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1630[1] 677 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_22_0[0] 776 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_769 826 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[3] 714 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[18] 634 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[13] 594 201
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1 581 13
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[3] 556 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[2] 488 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[31] 691 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_0_1[4] 870 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[0] 694 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST3/U0 990 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1049 492 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[7] 559 195
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.CO0 992 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q 454 58
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[3] 924 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[2] 524 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 558 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[15] 941 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_4 510 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[11] 550 156
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[8] 853 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][2] 572 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[12] 915 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[53] 708 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[29] 1035 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_758_0_0_0_a3_0 605 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 600 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/U0 284 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/BURSTReg[0] 801 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[1] 766 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[1] 730 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr1_0_a2 801 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq 601 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q 445 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[21] 777 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[29] 748 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[0] 766 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST2/U0 700 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_o2_6 830 99
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIOll[0] 979 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_83 595 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 622 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10] 514 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5_RNO[24] 631 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1129 774 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/ae_st_array_0_tz[5] 628 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[24] 472 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 642 100
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[22] 960 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_RNI60KV[1] 447 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNI143U1 535 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_a2[1] 858 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[30] 549 214
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[22] 390 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][33] 753 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[20] 537 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[1] 552 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_42_2_0 510 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/trapToDebug_1 655 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][2] 700 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[43] 870 154
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTO1[2] 991 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrescaleEn 903 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_0_tz_RNO[48] 403 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[26] 476 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[0] 542 105
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[26] 915 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[24] 755 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][38] 736 82
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_Z[1] 521 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1307 362 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[18] 750 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_7 723 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[48] 784 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[50] 839 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[54] 467 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[20] 706 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1213_1 546 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/IDReg_d[0] 763 102
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTOO1l.CUARTO00l_5 967 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_292 672 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_3 471 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1628[3] 699 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[14] 589 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_313 151 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[14] 727 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[0] 730 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/INVBLKX1[0] 785 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[29] 673 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[30] 523 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_m2[2] 676 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[11] 1007 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[26] 730 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q 440 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[15] 532 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057[0] 544 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15[4] 640 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[5] 861 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[42] 1053 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHBURST_Z[1] 504 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[20] 540 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[51] 920 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[26] 1037 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[11] 703 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 588 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[11] 697 97
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[21] 497 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[10] 694 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_874 896 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNITMMS[3] 658 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[35] 930 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d98_i_0_a3_RNI43UA1 807 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[39] 1002 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[10] 698 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST3/U0 253 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBErrorReg_d38 777 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_12_RNO_0 508 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_22 540 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNINKQM[11] 646 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[30] 1042 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[21] 481 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[10] 653 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[17] 559 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_483_2.SUM[0] 685 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[6] 561 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[4] 808 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[12] 473 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[40] 883 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[16] 1067 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][2] 755 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[8] 469 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[26] 589 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] 625 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[10] 619 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[6] 640 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/stickyBusyReg_2_RNO 423 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_332 605 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[3] 774 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[34] 771 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[6] 681 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_axb_5_1 770 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AXIBurstInt_d_0_sqmuxa_1_0 825 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[22] 776 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_59[1] 668 63
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[23] 930 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/masterRegAddrSel_RNO 489 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1501 159 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_698 677 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[21] 689 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1459 489 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[5] 639 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3SBA_2[6] 775 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq_0 553 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[2] 767 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[17] 716 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_127 599 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[1] 969 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[6] 657 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[26] 574 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI4U1E[8] 692 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMBRQ12[1] 916 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[7] 764 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_54 423 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST1/U0 644 144
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_4 437 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_272 668 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[0] 614 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[13] 1067 115
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[22] 951 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33[2] 565 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_typ_RNIEGCK3[2] 592 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[20] 743 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[18] 524 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0[30] 669 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[32] 1008 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[0] 590 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_0_0 521 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[15] 681 97
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep 444 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[10] 734 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/BIDOut_cZ[0] 774 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 606 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/un1_HREADY_M_pre28 876 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST3/U0 735 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[0] 472 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[100] 794 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[55] 603 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNI9C031[8] 697 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[2] 666 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[29] 598 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[5] 804 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_2731_data_1_sqmuxa_i_0_x2 604 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_560 543 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[3] 987 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1684[0] 694 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[19] 443 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[5] 711 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[2] 777 109
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[1] 495 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[3] 802 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[8] 684 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm_RNIOES61[0] 490 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/maybe_full 604 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[4] 528 37
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNILL571[2] 500 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][2] 724 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][22] 742 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[2] 589 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[26] 721 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/U0 698 69
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[25] 570 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST4/U0 925 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[6] 564 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[31] 629 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/_T_27_0 525 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 595 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_403_1 677 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[32] 459 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[23] 556 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST2/U0 808 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[4] 797 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[2] 682 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[10] 654 195
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[31] 984 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[46] 644 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[3] 608 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[4] 650 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][26] 657 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[63] 915 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[14] 754 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[31] 959 130
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[1] 972 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[13] 639 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[4] 705 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[16] 484 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[46] 762 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[30] 949 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[32] 461 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_993 1006 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1463 258 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[1] 565 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19[7] 707 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[22] 710 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[33] 746 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[10] 728 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[23] 516 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[53] 712 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO[10] 450 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_26 400 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[52] 864 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[52] 834 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_130 603 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[15] 452 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_error_0.awe1 679 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[31] 767 160
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[53] 757 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[26] 497 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI1UKP[12] 543 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[4] 698 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[30] 538 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[54] 1005 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIM7VIV1[1] 813 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[10] 646 127
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un2_CountIsZero_28 981 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[35] 938 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_311 666 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[5] 670 204
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/defSlaveSMCurrentState 471 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_22_3_2 732 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state[0] 619 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[0] 715 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[4] 812 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[6] 551 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ_1[10] 945 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_7 787 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_19 471 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[53] 464 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram1_[1] 630 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrAddrReg[1] 472 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[27] 710 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[5] 527 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[22] 688 51
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[0] 938 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[1] 627 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_23 646 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[3] 718 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_12 656 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[23] 869 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST3/U0 985 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[4] 634 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_0_a2_1[31] 461 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[31] 626 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[62] 860 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[13] 740 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[11] 628 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 625 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[7] 700 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[31] 519 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_368 1033 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][4] 534 139
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CtrlReg[0] 921 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[3] 529 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[2] 700 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[17] 547 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[1] 563 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_861 866 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[25] 726 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][16] 654 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[3] 1054 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[0] 497 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_22_ldmx 641 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 628 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[6] 595 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[30] 686 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_669_1.CO1 602 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[57] 824 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[17] 557 211
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[19] 998 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[27] 759 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m33_0_a3 503 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 751 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12] 481 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39_7_i_m2[3] 656 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[22] 473 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_471 590 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[6] 773 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/un1__T_377_7 571 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST2/U0 974 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[5] 857 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[12] 723 157
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[1] 478 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[40] 901 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1[48] 949 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[21] 719 46
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_106_i_0_o3 429 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_47 480 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[14] 612 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1025[2] 523 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_24_6_0_0 495 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/do_deq_2 600 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1203[0] 625 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[19] 472 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_5[20] 641 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[13] 566 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[18] 732 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO_0[4] 448 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1108 767 144
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[12] 877 85
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[2] 488 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[12] 650 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9_RNO[26] 613 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/skipOpReg_RNO 422 51
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_RNO[2] 910 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_72 758 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[59] 738 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[10] 521 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST2/U0 805 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 631 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[10] 531 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI56HR[3] 598 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[3] 691 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833_856_0 513 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_5_1[1] 401 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[36] 396 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[57] 749 130
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[14] 949 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[25] 708 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 618 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_362 607 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[5] 735 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST3/U0 687 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/sync_1[30] 614 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[3] 1064 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_4 774 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[10] 375 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[3] 649 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[44] 514 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[0] 689 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[16] 1065 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBRdTranPend_d2 474 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_330 641 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[24] 500 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOVKAT2[0] 820 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[58] 995 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[13] 634 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0_0[9] 616 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_40_RNO 464 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[1] 750 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[30] 941 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[19] 589 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[1] 594 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[2] 546 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[19] 471 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[8] 593 27
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[1] 425 10
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_106_i_0_o2_0 448 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[110] 758 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[8] 558 211
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[14] 994 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i_a4_i_0_0_a2_0_RNI3NIS2 412 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[27] 907 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_8 544 30
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[13] 669 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_RNIRF452 499 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_flush_pipe 536 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1566 263 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1__RNIGUMT[0] 636 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI11NI2[27] 512 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_i_o2[3] 847 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[21] 712 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_698_1 506 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[8] 1022 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[15] 646 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[5] 739 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt[3] 428 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[14] 410 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[23] 849 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1382 872 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1500 543 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[5] 725 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI9LBP[62] 483 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_28_0_m2[0] 758 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[15] 743 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe5 746 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/m0_2_0_0_0 508 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_4_0[1] 547 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_413 745 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 635 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[6] 710 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][6] 588 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[16] 447 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_RNO[1] 426 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIRQ8S[3] 670 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.CO1 699 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[20] 753 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[2] 636 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_319 663 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[7] 699 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[23] 520 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_type[1] 541 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_1_sqmuxa_0 895 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32] 447 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[17] 364 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_RNO[21] 436 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[3] 719 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_xcpt_i_a2_RNILJOF 563 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[5] 669 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[31] 698 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[6] 533 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[3] 546 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 617 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[30] 478 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[2] 1002 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][4] 591 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[41] 796 81
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[21] 935 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_42 782 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[9] 558 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size[0] 533 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 978 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[25] 713 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[28] 545 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIRJDJ8[29] 495 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[9] 867 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIIRCI[16] 687 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa_RNI5J41V 449 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4_sqmuxa_3_i_o6_0_o2_s_RNI7TLCE 389 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un58_0_iv_RNO_0[1] 437 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[7] 511 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[35] 469 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[55] 776 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690 498 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m63_0_a3 503 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 627 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIF7MO2[10] 615 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1[7] 723 168
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[26] 964 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_9_sqmuxa_3 918 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q 434 58
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRCAP 424 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[3] 693 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[61] 936 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscCount[4] 617 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[12] 510 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[2] 1045 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[49] 974 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST2/U0 987 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNITO8H[9] 626 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[1] 776 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[5] 608 201
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_1_tz[1] 447 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_11 783 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[3] 704 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[11] 561 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_ARSIZE_0[1] 573 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[1] 551 46
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[12] 660 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4 884 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[56] 878 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_618 667 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_i_0 411 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[1] 736 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_541_i_a2_0_a3[0] 706 168
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[21] 960 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/U0 807 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_305_1 672 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_1[1] 521 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[26] 408 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[1] 1013 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[61] 949 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[27] 732 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[18] 484 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_6 531 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_7_RNO 633 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[31] 361 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[19] 899 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[6] 566 57
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_7 423 3
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[0] 500 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1] 449 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[10] 590 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.SUM_0[2] 698 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[23] 557 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[35] 936 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[10] 1054 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[0] 901 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[2] 497 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[16] 543 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[22] 669 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[59] 764 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIEQKT2[2] 819 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_1.CO1 471 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_561 698 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[22] 483 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_281_iv_0_0_2 456 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm_RNIFJTP[0] 480 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_47 796 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0] 757 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[1] 393 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[28] 686 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIR9NDB1[1] 767 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[26] 670 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_173 267 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/m1_0_3 462 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[21] 562 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q 502 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_RNO[0] 822 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[0] 550 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_182 617 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[60] 879 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[14] 1009 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[22] 693 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2[0] 352 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q 446 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_14_0_0[0] 717 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 685 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[29] 657 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_68 654 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[58] 1029 103
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[28] 990 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[13] 728 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[62] 810 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[20] 498 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q 474 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 596 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_13[0] 471 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[24] 928 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[1] 668 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[58] 976 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[3] 522 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_5[10] 761 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q 437 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_o2[9] 794 102
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS[5] 892 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr16_0_a2 794 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[2] 543 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI442OD2[1] 1039 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[20] 588 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[41] 811 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[47] 425 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[30] 651 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_15 770 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[62] 795 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m68_0_a3 530 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[44] 902 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI2PVR[20] 628 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[29] 952 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[16] 647 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[49] 841 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[34] 449 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[19] 570 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[11] 681 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST3/U0 257 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[8] 724 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1_0_a2 670 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_lm_0[8] 676 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[27] 978 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 522 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNITOGF91[1] 758 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[12] 973 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_672 755 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[19] 553 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_139 638 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 632 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_577 702 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[49] 794 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[61] 922 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIVS3H[1] 750 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[3] 688 186
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[27] 945 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/U0 344 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[9] 905 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[9] 232 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/_T_35 450 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[4] 690 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mscratch[20] 699 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[60] 887 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[21] 696 183
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/un1_CUARTl1OI23_0_RNING771 950 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[2] 1021 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_31 396 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[43] 869 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 700 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram5_[0] 746 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[38] 888 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_valid 736 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1631 378 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[0] 699 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[8] 673 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe2 807 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[48] 835 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[9] 515 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIU8S9V2[2] 730 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[16] 1070 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[46] 1026 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2173_1 469 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1007 774 150
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[4] 893 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_0_0_2 854 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[18] 727 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI5DMV1[17] 472 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[25] 1047 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[31] 937 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_0[5] 481 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[21] 1080 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[28] 1040 100
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA_0[0] 891 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[9] 641 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.CO1 615 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][3] 699 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_497 325 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO 446 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[48] 820 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/SIZEReg_RNO[1] 531 108
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_4_0_a3 888 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[21] 639 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[2] 540 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[7] 826 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause[0] 611 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_14_i_0_0_0_a2_0_RNI7H252 385 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[51] 591 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][2] 516 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[3] 538 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[9] 765 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBWrDone 527 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[14] 638 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_705 520 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[23] 762 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][20] 557 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_468 650 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0[8] 818 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[4] 572 123
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i 1003 78
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_3_0_a2_0 880 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNICPQJ[28] 716 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST2/U0 999 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[22] 367 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[15] 663 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[15] 946 145
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[24] 928 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_RNO[1] 819 123
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_7 422 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_13_0_o3[1] 640 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[54] 782 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[12] 1014 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/m0_4_03_3_0 771 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[6] 618 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[6] 802 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v_0[5] 654 78
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[5] 894 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2764[1] 707 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[42] 1030 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST2/U0 867 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/wb_valid 570 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[6] 699 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[7] 687 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[27] 503 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[21] 1083 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[36] 803 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_0[24] 510 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][7] 712 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[5] 628 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[22] 524 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[13] 527 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_error 570 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_4 412 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 1026 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[24] 512 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[20] 710 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[12] 478 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1] 456 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[26] 462 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[2] 540 48
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHTRANS_RNI7U952[0] 831 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[28] 685 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][1] 558 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[24] 690 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[17] 695 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_3[10] 744 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[17] 590 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNIGQT21[0] 636 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[40] 888 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[42] 505 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_mem 558 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[15] 871 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNI0N331[1] 536 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[2] 560 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/io_xcpt_ld_u 626 189
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[18] 950 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[16] 660 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/auto_in_a_ready_1 642 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_102 760 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[1] 507 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[7] 640 78
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[19] 476 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_div 545 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[17] 480 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[39] 1007 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[7] 511 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[3] 607 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[48] 773 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/U0 733 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 616 61
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_0 903 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1012 402 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[4] 755 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI3VG31[8] 642 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[122] 714 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[11] 699 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_0_o3[4] 881 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[38] 644 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[13] 706 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[0] 706 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[14] 699 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[1] 626 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[47] 660 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[7] 637 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_191[2] 667 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[28] 661 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_329_0[3] 661 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/U0 441 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_0 652 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[52] 419 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[31] 597 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[3] 527 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 688 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_574 496 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[31] 656 157
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/GPOUT_reg_0_sqmuxa 888 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[30] 470 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[13] 561 117
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_1_sqmuxa_0_o3 432 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_134 592 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[12] 690 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[2] 651 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[15] 616 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[21] 970 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_930_1 653 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[17] 472 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[5] 657 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_GEN_51 402 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrEnReg 797 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_currState_9 787 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q 496 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/U0 424 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[12] 601 51
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIB9FA1[2] 500 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[22] 715 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[25] 716 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIQETJ[1] 708 81
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[17] 515 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNI7TLH[20] 676 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBWrTranPend_d2 470 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_0_0[12] 450 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[13] 638 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_3 700 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_source_Z[1] 554 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[1] 759 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_938 570 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[2] 1025 90
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK 409 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][12] 563 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[6] 642 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_8 472 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST3/U0 475 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1706_0_a2_0 480 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_21_sqmuxa 917 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[20] 699 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[51] 940 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[15] 874 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_2731_data_1_sqmuxa_i_0_a3 603 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[29] 535 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[50] 928 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[45] 436 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[8] 426 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[28] 514 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_cnst_ss0_RNO 543 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[27] 638 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_1_1[1] 675 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[25] 533 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[53] 716 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_731 922 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_cmd[4] 589 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[2] 730 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a3 889 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[20] 709 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI96LP[16] 540 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[25] 1054 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0[40] 922 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[33] 1001 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_12_6_0_366_i_m4 494 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[8] 565 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[4] 700 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[43] 821 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[3] 775 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[22] 644 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[4] 651 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][17] 666 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_o3[0] 499 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[6] 790 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[29] 652 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[30] 629 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNO[11] 447 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_3_i_a2_0 822 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[7] 704 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m47_0_a3 559 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa 927 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[41] 834 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[29] 755 160
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[12] 846 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_945 936 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[14] 657 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[2] 662 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIR2TP[2] 557 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_536_0[2] 715 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/SIZEReg[1] 531 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[22] 486 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[7] 739 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][39] 655 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[5] 872 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 646 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNISIR81[14] 395 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1432_0 618 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.N_19_i 631 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[23] 703 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[3] 1033 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/U0 676 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNI4OKM[3] 654 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][36] 640 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1469 710 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[52] 411 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST1/U0 425 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1242 810 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[0] 726 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1024 935 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNID6SF3_1[7] 529 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m1_e_17_1 375 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_795_0_a2 503 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_645 710 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[59] 764 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJE8H[4] 622 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 596 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[27] 1057 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][28] 666 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[25] 695 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_513 947 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[25] 501 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[13] 603 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[20] 692 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_RNO[4] 534 138
set_location CoreTimer_1_inst_0/CoreTimer_1_0/OneShotClr_1_RNIQ4BH1 913 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[23] 534 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10] 483 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_opcode_Z[1] 517 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_0 588 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone 451 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1199 289 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1119 954 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[12] 659 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNINO08 1015 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[2] 604 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[19] 755 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[27] 457 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIS46KT2[2] 834 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[48] 811 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[30] 506 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST4/U0 625 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[116] 779 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 621 96
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[4] 982 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[30] 717 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[16] 945 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[12] 668 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/do_deq 676 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[16] 561 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/maybe_full_RNO 674 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_io_req_bits_vaddr_3 610 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 588 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_64 458 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[19] 633 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[24] 611 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNITMJ01[2] 494 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[7] 662 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][11] 634 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_516 349 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_trace_0_exception_RNIQRHU 669 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_77 565 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI0BU21[8] 603 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_4_RNI4B1U3 829 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_1 529 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[10] 589 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 593 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[29] 644 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[0] 685 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[8] 561 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI2GFK[20] 472 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[2] 724 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIDQ39E[0] 412 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIE3NP42[1] 855 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[0] 408 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_0[7] 868 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1541lto1_i_o3_RNIBNA31 673 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__en_2[1] 532 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a2_5[0] 819 102
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_3 465 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[2] 631 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 531 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[6] 802 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_13_ldmx 612 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[18] 630 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[2] 720 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[55] 538 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_1474 641 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[3] 1036 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_80 769 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[51] 955 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[51] 525 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[3] 553 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe0 833 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_0 828 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI67EAT2[0] 905 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_0_sqmuxa_2_i_o2 425 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[37] 367 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[56] 925 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[33] 768 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123_1 448 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[25] 603 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[5] 563 207
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0[3] 409 9
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[29] 528 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[26] 744 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_2[10] 754 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIOJVQ[31] 518 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 834 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST4/U0 758 75
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa 995 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_63_4 520 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[15] 599 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST1/U0 255 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_9 566 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[16] 533 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[4] 963 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[8] 1017 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[2] 1028 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_1[6] 781 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_732 712 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 559 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[11] 699 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0[2] 854 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2[10] 388 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIJIUE[9] 463 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_34 687 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_24 403 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 697 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOR3TS2[0] 821 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[24] 738 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_641 717 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[30] 685 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_45 974 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[0] 626 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[35] 974 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43] 405 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1911_0[1] 614 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[4] 974 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[8] 558 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[33] 770 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[27] 553 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIODS3T2[0] 927 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_xcpt_ae_inst 571 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[43] 667 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7_0[8] 724 180
set_location CoreTimer_1_inst_0/CoreTimer_1_0/p_NextCountPulseComb.un1_NextCountPulse63_0_0 865 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[57] 496 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__en_2[0] 531 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIJ9MH[26] 678 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2198_3 550 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[7] 573 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[54] 1002 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_841_3 703 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[7] 607 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[48] 785 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[35] 951 115
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[10] 944 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_14 469 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST2/U0 810 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 619 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][3] 697 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_6[29] 446 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[4] 756 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_20_6_0_454_0 486 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[25] 742 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29] 573 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[30] 635 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[2] 773 106
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[4] 977 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[14] 732 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[6] 710 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[5] 573 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[30] 550 214
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/auto_m5_0_a4_0_0 617 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[21] 498 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1674[0] 660 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[2] 397 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[121] 783 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[33] 493 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][5] 588 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[7] 748 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1161 374 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[15] 497 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_16_RNO_0 508 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[60] 760 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[61] 536 70
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[1] 910 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_892 985 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_RNI89JI[1] 568 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[24] 706 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/insn_call 651 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[1] 697 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[18] 659 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[27] 883 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[30] 544 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[31] 549 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_0 675 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_a3_1_1[1] 830 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[1] 1020 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[28] 535 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1_RNO[12] 644 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[27] 515 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0_i_m2[18] 742 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q 439 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[19] 790 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_a2[2] 674 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[24] 470 156
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[11] 872 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_valid 560 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[6] 661 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_1478_0 642 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_14_RNO 485 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNIOEHO[3] 500 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_680 376 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_trace_0_exception 672 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[96] 787 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/skipOpReg 429 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[29] 458 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[12] 746 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_111 793 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0_0[26] 616 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[18] 523 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2069 639 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST1/U0 981 69
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[5] 960 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488_RNO[7] 758 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa_i 916 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[53] 736 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][4] 749 112
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[4] 519 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_10 592 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_305_1_5 695 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_88 657 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[48] 528 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[21] 461 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[6] 459 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI8JEI[20] 694 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m2_0_2 564 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[28] 601 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[7] 681 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[1] 662 48
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/latchNextAddr_0_a3 884 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[22] 716 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[7] 467 61
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_592 478 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_valid 571 187
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns[4] 866 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[11] 648 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1355 505 72
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CtrlReg[2] 922 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[5] 565 208
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[11] 482 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[40] 881 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt[0] 425 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[53] 788 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[15] 912 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[15] 611 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[5] 702 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_31 604 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_816_1.SUM[1] 594 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[25] 687 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[28] 545 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[3] 402 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[63] 948 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[17] 663 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1609 301 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[48] 811 139
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo_10_iv_RNO 435 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0__RNI2DU21[9] 607 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrEn_0_sqmuxa_1 497 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_a2_1_2[1] 449 99
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg_RNIT5R5[3] 517 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[11] 988 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIFP9P[56] 573 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_90 805 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram3_[0] 893 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[2] 649 49
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[30] 949 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[24] 666 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[7] 672 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0_[0] 740 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[10] 1088 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[14] 1074 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[31] 568 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[17] 1003 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[11] 555 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST2/U0 255 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[53] 735 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_29 472 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[30] 722 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[29] 697 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user[4] 551 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[23] 533 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_source_Z[1] 561 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m211_6_03_3 611 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[30] 589 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][43] 668 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[24] 567 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[19] 523 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[39] 649 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[13] 1037 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[6] 459 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_cZ[1] 693 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[19] 681 100
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[14] 464 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[3] 676 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_u 594 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[3] 654 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.SUM[3] 619 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0_a3[39] 647 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[2] 1047 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.CO1 621 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_5_1.CO1 725 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[6] 1008 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[8] 522 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIG7431[9] 537 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[10] 563 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[12] 542 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR_i[5] 875 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[19] 597 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[3] 514 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[21] 716 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_780 588 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_7_sqmuxa_1_3_0 351 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNINM8S_1[0] 661 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_0_sqmuxa_5 374 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIBDD51[13] 642 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFCRJB1[1] 915 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram5_[0] 814 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_27 470 174
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_11 449 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[45] 666 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[52] 826 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/U0 628 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST3/U0 260 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[0] 799 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[8] 515 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_sn.m5_e 788 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[2] 629 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIDD953[6] 531 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[49] 789 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[24] 679 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AHBRdDone_d_0_sqmuxa_1_i_i_0_0 455 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto7_0_o2 821 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[15] 935 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[1] 492 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_11[0] 757 168
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[3] 922 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[25] 723 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_231 430 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1462 544 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_22 409 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[40] 921 133
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[0] 921 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[6] 800 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 557 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[14] 609 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_last[0] 717 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/cause_1_iv[3] 664 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[31] 670 199
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_2_RNO[1] 769 96
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[3] 924 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[0] 670 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[26] 677 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/un1_RW0_wmask_3_i_0 705 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[29] 472 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[61] 1023 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_flush_valid_pre_tag_ecc_RNIU88R 668 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_16_0_0[0] 769 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[16] 540 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[60] 877 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 662 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__ldmx[0] 525 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[60] 1030 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_dmem_invalidate_lr_1_0 638 174
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_2_0_a2 899 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[8] 636 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[0] 685 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_718_1.SUM_0[3] 701 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_1_0_m2[0] 733 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[46] 1009 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST4/U0 742 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[5] 570 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[12] 650 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2187_RNIQR3P 488 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[41] 571 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[14] 621 61
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_372 176 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[44] 943 124
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK 384 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO_2 519 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_567_RNO 637 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST4/U0 990 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[7] 745 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[45] 1019 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value 612 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[49] 806 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[50] 779 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_in_0_d_bits_size[0] 566 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_4 611 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[49] 842 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[18] 694 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIVH2F[2] 622 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][53] 736 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[1] 868 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[52] 875 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20] 726 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_0_sqmuxa_0_4 602 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1479[0] 501 174
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PSELSBUS[1] 917 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[20] 964 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[30] 676 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_2_RNO 667 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[25] 655 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNICG382 517 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_cmdtype[6] 618 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[16] 412 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][58] 732 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m12_0_a6 396 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[18] 530 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[23] 685 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_33 385 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[36] 662 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdTranPendReg 469 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[26] 410 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIO7PEV1[1] 907 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[6] 642 43
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_0[3] 406 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1592 765 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1512 688 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_RNO[0] 746 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[33] 487 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a3_0[5] 856 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[13] 508 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBWrTranPend_d2_0 470 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[25] 680 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[22] 692 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[27] 688 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_791[0] 612 138
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_8_0_a3 866 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_356_2 609 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_111 214 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKI93R2[2] 759 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[27] 464 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[15] 527 172
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[19] 995 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[24] 645 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_RNIVEVG1[3] 819 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 1020 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[46] 1066 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[49] 509 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[21] 689 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_19 485 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_RNI7JON[1] 558 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_298 627 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNITU08 985 99
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst 504 2
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[12] 492 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_21 539 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[42] 1018 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST2/U0 443 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2256_0 484 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[2] 778 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[26] 694 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[45] 992 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[4] 652 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[8] 692 204
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[0] 926 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[19] 671 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 653 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[55] 724 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[21] 640 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_69_3 517 210
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[16] 462 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[54] 640 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[1] 1015 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[20] 710 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[13] 686 42
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[3] 819 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[3] 644 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[14] 1008 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[47] 638 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[2] 627 133
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[4] 915 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_284 705 150
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_3 410 3
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[1] 466 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[1] 691 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[6] 1022 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[16] 678 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[23] 723 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[57] 734 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[1] 836 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[25] 628 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_549[0] 704 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[9] 948 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[7] 556 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1208 422 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[1] 617 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[13] 1015 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[8] 633 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] 705 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 444 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdTranPendReg_RNIGE0Q 817 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_815 601 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[4] 524 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[14] 747 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI2NTJ[5] 710 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv_0[0] 483 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[21] 482 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_i_i_0_a2[7] 453 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR[28] 487 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[23] 538 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[10] 567 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m224_6_03_3 615 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[29] 741 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[44] 900 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_421_5 695 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a3_1[0] 833 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m222_6_03_3 615 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[30] 638 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[16] 720 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[28] 513 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1684[1] 713 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[59] 954 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[4] 770 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[20] 754 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_0_o2_10 400 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_607[2] 601 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[15] 638 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[5] 513 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_6 591 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIGPCI[15] 651 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[45] 939 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[3] 723 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[2] 642 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[0] 512 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_param[0] 625 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[42] 1064 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[16] 1062 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_15 252 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST2/U0 1004 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[20] 621 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[62] 845 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_1_1_i_a3[6] 873 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[4] 384 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[23] 468 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[18] 543 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto7_0_a2_0_a6_0_a2_RNI03F01 410 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_0[5] 796 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_5_sqmuxa 377 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2[2] 374 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[5] 563 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[7] 420 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495_1_1[3] 491 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[27] 512 43
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[24] 806 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_765_1 573 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][2] 746 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a2_RNO_2 423 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIBR4H[4] 721 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[14] 540 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.SUM[0] 713 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1[1] 596 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_7[1] 399 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266[3] 616 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1678[1] 714 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_2_RNIIPNS 484 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[13] 1046 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_axb_5_1 520 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[36] 918 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[8] 926 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_20_6_0_a3_0_0_a3_0_0 485 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[2] 538 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIB1MH[22] 733 102
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[1] 830 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1317 621 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4_i_m2[31] 651 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[45] 1056 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[3] 698 49
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[7] 859 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_6 770 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[14] 601 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_4 626 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[10] 1062 121
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[55] 456 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[50] 851 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[21] 1022 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_22_RNO 634 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[10] 797 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[19] 519 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[16] 672 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[21] 548 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[4] 590 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[5] 781 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[11] 699 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST3/U0 870 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_o2_RNO[9] 782 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[52] 857 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[39] 792 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1166 874 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[46] 1018 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_deq_1 766 111
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[7] 473 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[1] 889 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNICLQU[34] 949 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNILHV81[28] 517 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_84 410 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[28] 603 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[6] 712 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[7] 697 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[1] 896 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_d_i_m2[3] 758 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr[0] 480 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[0] 995 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[12] 483 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[33] 392 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[47] 925 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2158_0_0[16] 491 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_RNO[2] 776 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[3] 690 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[52] 848 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[10] 498 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[8] 420 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[22] 740 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[44] 935 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[23] 686 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_0_sqmuxa 671 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[14] 696 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause[31] 610 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[43] 868 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[10] 612 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I 570 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[10] 1021 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIU51GH 602 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_26_sqmuxa_2 926 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGDOPQ2[0] 733 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[51] 952 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_a2_3 903 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_ram_ram1_[0] 734 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[9] 522 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 645 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt[3] 800 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[31] 591 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[7] 569 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_52_1 541 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[12] 1016 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[11] 574 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[54] 894 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNI0HBG[4] 695 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIETQM_0[23] 496 150
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0Il[0] 975 73
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_4 464 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][32] 752 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[31] 726 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_14 496 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[8] 444 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1082_1[8] 628 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[18] 665 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[4] 563 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[12] 982 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f1_2_RNO_0[1] 424 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_opcode[0] 726 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[3] 658 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[3] 920 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 692 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_size_RNIJ8LC1[1] 557 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1367 1027 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[25] 753 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[45] 1053 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[45] 1026 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 640 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[57] 821 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[21] 490 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause[3] 603 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[14] 971 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[43] 872 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][17] 564 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[19] 808 133
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_1_tz_0[1] 446 12
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_377 411 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_62 789 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[5] 966 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1356 650 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[4] 593 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[6] 602 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[28] 675 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_177 675 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 590 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_valid 601 123
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIlIl[1] 1010 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_160 479 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_ack_wait_0_i_0_a3_0 674 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[17] 717 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[15] 695 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[17] 560 123
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[5] 973 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[10] 754 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[12] 964 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[20] 499 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/U0 678 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[12] 719 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_19_7_i_m2_i_m2[2] 607 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[4] 384 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_18_0_m2[0] 714 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q 486 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_774 567 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 725 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[29] 948 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter_RNO[0] 670 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_0_0[20] 609 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[34] 597 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[57] 770 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[60] 651 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[24] 561 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[126] 679 169
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[33] 618 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[73] 641 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[12] 564 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[30] 651 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[10] 1065 121
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[14] 936 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[9] 653 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[24] 571 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[3] 614 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI5IEK[14] 493 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[3] 530 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMFNI12[1] 1023 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 530 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_1_7 525 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[21] 482 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[31] 402 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1646.ALTB[0] 712 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[7] 673 204
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[9] 928 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIE1UHR2[2] 893 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[25] 508 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[25] 563 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/maybe_full 600 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common_1_0 626 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_8_i_o3_0 859 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[19] 972 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[24] 651 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[15] 602 210
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1561 682 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[18] 516 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[13] 1090 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[20] 678 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[16] 493 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[5] 662 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_2_a_bits_mask[0] 569 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_0[48] 957 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[1] 709 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[37] 398 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 607 114
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_3 409 3
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[5] 499 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLWrDataVal_1[21] 444 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[44] 428 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/auto_out_3_d_ready 676 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[4] 563 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_18_0_0[0] 715 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[11] 652 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[40] 1000 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNINRF51[28] 665 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 629 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[9] 863 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[2] 737 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[3] 691 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[20] 639 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43[2] 630 43
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/U0 738 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST1/U0 437 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_22 484 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_cZ[32] 387 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/RVALID 491 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_589 626 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[6] 800 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 625 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[15] 639 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[60] 899 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_6lto7_0_a3_RNI3SJI 840 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[3] 780 100
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[4] 435 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_4 599 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[3] 661 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_8 387 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_1_sqmuxa_1 894 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[17] 524 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[39] 402 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[35] 499 81
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/d_PWRITE_0_a2 878 84
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO 966 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[53] 893 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST3/U0 867 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_639 619 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[35] 952 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 747 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_51 799 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[19] 491 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[9] 637 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[4] 803 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[9] 571 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[21] 568 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[6] 688 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1381 568 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 559 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[15] 483 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/U0 386 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[5] 856 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_0_m2[31] 467 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0[0] 629 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_269 434 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[27] 666 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[6] 666 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[17] 623 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_0 436 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0]_RNO[1] 745 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[28] 507 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[9] 418 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[0] 863 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[26] 695 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[17] 783 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[41] 842 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[10] 595 129
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[17] 933 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][18] 655 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[14] 1076 118
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[0] 920 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 653 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/ram_awe0 730 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram2_[0] 745 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[1] 541 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_571 661 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/un1_flushing_1_sqmuxa_or_0_0_a3_0 617 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNO_0[10] 884 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_890 1007 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[24] 682 199
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[3] 783 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[32] 991 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[6] 709 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_674 474 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[4] 557 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[9] 544 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_waddr_1[3] 474 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[31] 596 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_360 421 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/do_enq 722 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[7] 718 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[4] 392 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1223 703 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3_RNO[15] 375 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[41] 845 130
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0[4] 550 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[8] 493 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[13] 1062 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[7] 707 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST4/U0 979 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[17] 558 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[29] 475 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[59] 1061 118
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_iv_2 877 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[0] 593 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][37] 641 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[18] 436 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[32] 751 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[59] 1043 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[0] 665 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[4] 615 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[13] 611 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[5] 763 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[15] 726 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[3] 539 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0[0] 832 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_7_RNO_0 625 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[6] 760 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0 458 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[18] 514 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q 446 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/value_0[6] 510 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIRKJ01[1] 499 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[9] 511 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[61] 904 151
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[14] 857 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[3] 523 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[18] 539 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_42 506 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_996 1014 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[51] 446 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[47] 808 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNIS0GCF 373 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[4] 722 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[57] 1052 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[63] 449 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4Q06T2[2] 731 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[43] 489 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[56] 838 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[5] 739 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[49] 530 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK 399 21
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[27] 1010 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[2] 866 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[21] 690 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[4] 670 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[4] 770 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST1/U0 217 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[3] 533 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[12] 785 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[4] 729 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1094 324 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_4 659 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[3] 723 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1014 575 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[10] 474 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[10] 450 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 456 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[9] 636 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[33] 975 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[40] 921 139
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[21] 960 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d97_i_0_o3_0 805 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[21] 703 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1179 426 90
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[29] 977 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram1_[9] 670 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_3_1 416 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[11] 611 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[12] 1010 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[7] 543 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/BVALID 615 136
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[17] 976 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_376 674 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5] 559 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[25] 742 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[36] 660 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[35] 495 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_T_1417 605 129
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[4] 468 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[8] 757 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_i_o2[3] 467 174
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[25] 479 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1_RNI6AH27 609 42
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[5] 979 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_GEN_26_u_RNO 697 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 628 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_395 614 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[7] 674 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_896 842 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.SUM[1] 614 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[3] 605 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[24] 547 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[1] 651 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1__ldmx[1] 519 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[0] 541 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[17] 376 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1568 722 150
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_1[1] 605 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[0] 674 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[19] 569 169
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[1] 531 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[47] 483 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2139_5 695 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[4] 526 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][1] 518 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[4] 784 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[1] 960 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[12] 663 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK 405 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_295 804 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[61] 1020 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[4] 727 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[7] 703 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[28] 457 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[4] 697 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[13] 657 100
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK 373 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 597 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[10] 537 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][3] 521 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_24_ldmx 635 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[27] 1053 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_waddr_1[4] 473 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[12] 1010 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_3329_0_m2_i_m2_0_2[0] 602 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_3_0_o3[0] 922 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[7] 698 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1542 567 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_tselect_134_0 679 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[28] 530 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[1] 885 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[31] 388 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6PTFV1[1] 833 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[6] 750 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[16] 1069 133
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[2] 905 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0] 612 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[27] 711 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[25] 736 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[53] 825 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[25] 686 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[11] 682 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[35] 668 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_335 849 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_19 787 192
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0] 975 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/validtt_m3_0_a2_0 431 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[44] 883 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[5] 619 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[36] 496 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[6] 674 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2_3_RNI0TOJ 652 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0] 617 139
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_0 997 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[12] 972 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_430 692 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_5943 621 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[50] 435 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 604 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[8] 602 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987_RNIM8VP[3] 495 87
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[7] 945 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIO3TU[49] 967 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[5] 601 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[2] 1045 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[14] 463 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1560 649 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[30] 540 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[7] 568 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 759 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr7_0_a2 744 102
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK 436 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[7] 737 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST2/U0 476 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJT8KB1[1] 818 111
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTl0 1002 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_valid_hit_pre_data_ecc_i_0_a2 602 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[35] 624 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[23] 665 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBErrorReg_d38 614 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_1_2 763 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_69 769 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[6] 470 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNII7UR[19] 625 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[11] 463 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO 738 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_4 507 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[20] 677 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_27_6_0_0 501 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[6] 687 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[38] 1001 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[29] 669 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[52] 533 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5] 411 10
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[7] 479 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[52] 595 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[31] 551 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_793 433 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/BID[1] 559 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[10] 625 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_17 450 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_7[2] 730 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[10] 508 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[20] 681 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[0] 912 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[37] 882 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[17] 525 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 715 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST1/U0 261 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[4] 776 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIR4OV1[19] 471 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic$[11] 752 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[46] 982 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_o13_1 537 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_433 748 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[3] 465 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_14_RNO_0 484 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][6] 524 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[3] 478 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 687 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIHLF51[25] 686 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_6[6] 802 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[2] 939 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[11] 1022 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_934 401 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_RNO[1] 823 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[22] 505 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_0 423 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[5] 393 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[16] 432 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSWrEn_0_a2_RNI3SB21 486 45
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[10] 914 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[17] 1025 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[41] 1011 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[3] 491 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[3] 523 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[34] 473 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/value_2 668 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIJ35H[8] 689 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[3] 612 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRPGBD1[1] 932 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[5] 508 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[49] 819 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[37] 685 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[2] 704 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/U0 389 63
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_106_i_0_o2_2 434 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIALOJ[18] 636 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/d_first_2_3 742 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[61] 549 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[1] 488 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI04RDT2[2] 929 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[51] 918 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_typ[2] 552 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[16] 997 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[17] 697 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_RNO[0] 425 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 647 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[0] 545 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[39] 986 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[6] 998 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[32] 495 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[8] 556 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_148_RNIOU3F 698 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_0 376 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[30] 1036 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[15] 498 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[22] 520 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_786 635 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[39] 986 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq 690 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[9] 847 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_0_sqmuxa_3 792 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1224 274 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[23] 606 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1032 997 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[59] 1060 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[5] 630 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[2] 607 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 589 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI3B7P[41] 571 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[30] 681 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[6] 602 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_33_2 464 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[36] 909 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[7] 557 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[40] 441 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0]_RNO[4] 538 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_8 624 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[7] 610 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[26] 482 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[30] 450 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[2] 1021 90
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[6] 875 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[5] 842 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][2] 532 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/maybe_full 605 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[14] 726 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.awe0_m2 536 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[39] 400 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNII99NV1[1] 938 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_0 455 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 733 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[3] 726 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[4] 653 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0__RNIUS0T[3] 517 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[4] 990 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1150 807 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 1004 142
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_pauselow5 441 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][31] 662 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[31] 1054 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[44] 958 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_14 398 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_465 813 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[30] 537 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[24] 709 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 751 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_698_4 534 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_2731_data_1_sqmuxa_i_0 610 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[41] 819 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1684[2] 712 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[3] 724 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_851 739 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_0 496 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[0] 465 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[32] 477 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[15] 1023 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST2/U0 740 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[9] 865 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[3] 791 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[0] 685 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[43] 769 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1254 649 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[21] 722 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[16] 523 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[2] 704 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[2] 689 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv[1] 482 45
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0[0] 1005 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa_RNIBP41V 437 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[22] 666 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_uncached_RNI0OIB1 646 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[4] 563 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_29[7] 531 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[6] 1066 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[9] 506 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 560 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI0LTJ[4] 697 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[28] 955 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 1011 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_0 506 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdTranPend_edge 822 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_24_en_1 590 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[49] 375 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI5LU31[1] 626 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[45] 724 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[46] 1014 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[11] 535 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[31] 528 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[18] 542 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[51] 890 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_290 1027 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_12[8] 760 186
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTO1OI[3] 968 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1067 1021 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[63] 871 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[26] 1037 121
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[10] 929 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[17] 410 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_5 519 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_resumereq_ldmx 475 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[17] 686 199
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[53] 592 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[17] 647 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_2_0[13] 651 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claimer_0_2_RNIAMM22 602 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[44] 420 114
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK 437 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_968 1039 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[0] 520 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_393 694 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/do_enq 702 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[43] 783 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 647 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr5_i_a2_0 493 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[3] 719 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[7] 561 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[55] 461 126
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[25] 959 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/io_resp_cacheable_0_0 706 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_10[20] 651 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_185 442 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[8] 423 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[15] 945 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/empty 613 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_761 229 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIQR291[10] 545 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[57] 783 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[16] 769 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[53] 641 159
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_a2[1] 451 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[40] 984 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_RNIFGV4[1] 556 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q 423 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[4] 984 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_4 626 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst_RNI2IBP_1[9] 460 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[1] 740 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[1] 1074 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[24] 681 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause_RNO[31] 590 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[37] 857 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[8] 548 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1139 241 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[13] 571 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_602_RNI6HGM 708 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_1_sqmuxa 889 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[28] 733 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI1EEK[10] 544 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[18] 679 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1572 203 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[17] 613 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[30] 640 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_897 711 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[23] 695 72
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[11] 927 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_84 772 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[61] 950 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[26] 778 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[4] 669 108
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count_n0_i_a2 537 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[12] 684 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[14] 650 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_31 510 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_state_ns_0_0_0[5] 616 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_cause[2] 609 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[17] 976 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[12] 486 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[4] 756 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17] 526 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_o6_0 902 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[42] 987 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[13] 671 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[15] 513 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_2[6] 566 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[7] 847 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[24] 463 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_valid_not_nacked 643 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[66] 638 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIQ5FI[29] 654 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[3] 484 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNO[11] 885 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[6] 729 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1536.ALTB_0_a3[0] 672 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[8] 626 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[11] 1014 148
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS_0[1] 889 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[42] 1069 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_mem_busy 613 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[31] 928 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/U0 236 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_x 620 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[61] 948 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[8] 613 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST4/U0 843 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[23] 488 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[29] 508 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[29] 965 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 687 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[4] 929 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[20] 737 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[24] 664 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_21 861 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[11] 723 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[2] 543 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[26] 568 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/resHi_0_RNO 446 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_11[2] 398 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTAUTOReg_autoexecprogbuf[10] 518 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0U5GQ2[2] 853 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_26 456 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[44] 511 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNI8AOD[0] 688 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_7 393 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[49] 831 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[11] 758 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[13] 829 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[6] 765 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[43] 510 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[17] 803 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1509 737 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[0] 541 45
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[12] 873 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_state_ns_0_0_0_a3_0_0[5] 693 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[39] 998 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[72] 679 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1316 635 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[14] 1011 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[25] 531 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[2] 604 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[3] 627 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_130 786 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_source_1_1[2] 574 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_54_2 539 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[2] 717 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[37] 663 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[4] 661 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause[3] 608 187
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0 1152 162
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa_RNID0AJU 448 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[36] 498 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 614 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI9SCL[16] 694 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_515 1009 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[4] 663 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST2/U0 327 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[16] 606 103
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK 397 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[67] 657 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[23] 607 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[3] 802 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[24] 566 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[40] 987 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI8NQM[20] 470 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_496 508 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_8_7[6] 542 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[58] 546 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[23] 470 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[55] 759 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[0] 600 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[6] 534 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_647 963 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_746 849 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[26] 464 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[26] 549 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][42] 652 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1_RNO[0] 548 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[8] 923 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[21] 661 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[1] 1050 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1082_1[12] 613 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[9] 601 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_43 508 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[4] 1022 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[51] 848 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1455 425 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[1] 1050 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_GEN_67_6 538 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_606 645 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIC8RRS2[0] 1038 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_875_0_a2 494 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[23] 419 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_d[1] 943 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[30] 668 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[26] 485 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[7] 619 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_35 443 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[26] 1076 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[8] 757 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_762 673 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 731 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_4 888 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_12 495 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/do_deq_1 711 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[13] 716 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[26] 616 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIV7BP1[0] 613 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1460 655 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_14[8] 766 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[31] 737 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$[0] 409 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/U0 407 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[31] 669 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_op[0] 432 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_RNI2G8BL[1] 603 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 621 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[18] 562 202
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST2/U0 854 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1300 223 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[18] 595 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[10] 484 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_4_537_0 692 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[41] 796 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[30] 764 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[42] 783 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_0_o2_6 445 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[21] 486 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[4] 531 51
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_3 435 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 717 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[23] 544 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2165_1 472 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[13] 482 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[63] 895 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMI8091[2] 791 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_2[2] 397 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[29] 788 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__GEN_18 594 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNICKGO[11] 672 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_94 757 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[55] 777 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[8] 678 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[13] 692 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[15] 482 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_action 621 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[13] 991 103
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin1 917 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[15] 1013 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][3] 557 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_d_ready_0_1 575 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_2 469 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[10] 623 45
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[1] 936 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIAVTR[15] 636 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[3] 610 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[29] 948 145
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[29] 952 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_RNO[2] 867 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[18] 872 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_387_1_RNO 673 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[0] 730 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[44] 896 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/value 854 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[27] 615 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[24] 1039 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_3_sqmuxa_1_i_1 411 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_10_0_iv[2] 679 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[12] 492 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[4] 541 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[32] 958 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/goReg_r 549 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_4_682_i_0 659 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_type[2] 528 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[27] 749 153
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[3] 948 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[21] 472 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2175[1] 674 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/BID[2] 554 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][2] 566 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[59] 1034 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_639[1] 708 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a2_RNO 441 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux_RNO 631 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[16] 1070 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[31] 957 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state_0_sqmuxa 626 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[43] 824 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_4_RNO 386 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_296 664 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[11] 562 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_145 946 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO[0] 825 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AHBWrDone_d_0_sqmuxa_i_i_0_0_0 464 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[0] 575 49
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count[4] 525 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[22] 645 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I 606 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[9] 753 78
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB 1153 162
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[23] 675 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[6] 639 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[10] 740 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[7] 509 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][8] 663 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_valid_RNO 697 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv[25] 668 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[1] 1005 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_2 928 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 1044 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_0_tz[40] 374 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[98] 623 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1746_RNIS9VC[0] 590 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][5] 735 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1386 494 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[16] 522 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[10] 661 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[44] 1036 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 829 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa_0_0_1 552 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43] 1009 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNILJFA1[2] 513 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[31] 613 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/do_enq 620 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 678 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[3] 1003 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][7] 525 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1471_u_1_1 486 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 644 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[10] 637 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_N_31_i 619 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[28] 704 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[15] 692 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3238_ae_ld 635 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q 469 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[3] 635 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_689 507 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1625 572 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][29] 660 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[6] 779 124
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI 400 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m217_6_03_3 612 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[30] 650 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[61] 689 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[2] 490 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[39] 955 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[4] 706 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[18] 523 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[3] 663 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[5] 716 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_789 709 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[19] 727 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[55] 1052 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_size[1] 728 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_331 220 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO_1 613 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[20] 975 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[17] 554 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST3/U0 462 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[52] 840 133
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK 398 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[25] 761 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[53] 796 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[42] 1061 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBRdTranPend_d2 819 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[11] 509 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[2] 684 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[23] 829 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[0] 744 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[13] 555 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_1[2] 393 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[1] 627 82
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[4] 867 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[6] 776 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[9] 568 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_ex_0_RNO_2 566 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[34] 556 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[18] 735 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[25] 572 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_RNO 633 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_819 251 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI9UEL[25] 676 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[7] 647 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[25] 712 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[51] 534 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[16] 481 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_70 759 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0_a3[35] 592 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_884 913 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0_a2_2[0] 853 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[7] 456 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[9] 556 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15] 506 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[6] 745 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_0_RNO[1] 628 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1620 218 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[8] 690 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][23] 607 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2256_3 491 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[31] 449 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[3] 658 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11] 494 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[1] 698 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[14] 973 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[3] 389 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[20] 669 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_0_sqmuxa_1 383 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_2[1] 373 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value 633 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[24] 690 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 642 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/auto_in_d_valid_1 693 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_893[4] 738 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[50] 878 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[1] 518 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_5 746 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[31] 718 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_261 861 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2200_NE 523 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[30] 537 171
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_o3 421 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[6] 750 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[31] 748 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 648 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNID84N[10] 627 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[26] 713 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[10] 630 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[40] 1019 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[17] 589 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause[0] 606 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0] 535 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[3] 616 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST4/U0 231 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[20] 516 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[3] 469 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[2] 540 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[2] 785 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI26J5T2[2] 1035 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[16] 769 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[22] 706 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST4/U0 258 138
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbnext_m1_e_1 514 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1532 418 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[0] 1064 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/haltedBitRegs_0_RNO 517 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[3] 688 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_815 958 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIA10S[24] 708 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[20] 535 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[19] 520 73
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[10] 902 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[3] 590 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[1] 686 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][12] 550 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_992 881 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[38] 388 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[29] 1061 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_resumereq 475 55
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/BID[0] 558 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[21] 1031 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[1] 717 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_release_data_valid_r 693 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m1_0_0_0_a2_0_a2 650 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_32_6_0_0_0 505 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[2] 643 43
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_m6[2] 627 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_839_1 507 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[42] 1038 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50[1] 696 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[7] 775 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1122 622 42
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[2] 912 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[6] 510 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[16] 622 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[13] 729 78
set_location PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT 1165 162
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[0] 706 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][30] 722 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNILPF51[27] 682 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1479[2] 504 174
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0[1] 999 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIGVQM[24] 495 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[15] 607 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_i_RNO[0] 464 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIUOSD1[5] 523 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39] 947 115
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK 435 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_a3_0 816 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNILVD67[27] 590 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNIUCON 533 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[11] 650 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[54] 980 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[11] 555 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[17] 1021 148
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEnReg 909 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 686 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[19] 697 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1683[1] 711 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO[0] 979 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_o3_1 890 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_resp_valid 623 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_696_11 540 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[33] 777 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[3] 754 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][14] 680 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[33] 492 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_698_0 542 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[1] 664 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_40 756 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[54] 827 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[9] 1014 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[2] 558 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNICNOJ[19] 678 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[10] 743 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIPKG31[3] 643 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1149 891 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[9] 866 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNI8NJD1_0[2] 804 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[45] 1078 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[0] 700 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_5 681 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIAUPH2[11] 530 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIC2QN3 485 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[31] 687 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt_d[3] 468 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[11] 622 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIENCI[14] 725 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[14] 705 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[7] 562 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[36] 727 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[4] 633 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[35] 983 112
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv_0_a3_0_0[1] 902 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[17] 561 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m4_2_01 809 117
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[1] 804 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_232 1031 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[14] 648 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[9] 532 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[59] 1068 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[8] 699 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[1] 588 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[8] 764 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[20] 637 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q 463 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/ram[0][2] 592 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[27] 687 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[59] 1003 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ[10] 900 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[3] 611 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[18] 384 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[20] 441 115
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[28] 958 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[54] 808 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][10] 679 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[7] 632 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last_ram7_[0] 879 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[1] 836 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_26 402 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/tag_array_RW0_addr[2] 679 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIFA4N[11] 635 78
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d5_i_a2_0 530 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_13 494 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[19] 496 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[9] 617 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_release_data_valid_RNIN9U9 695 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[50] 865 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[29] 514 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[7] 566 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2_0_1[0] 364 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[46] 1029 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST3/U0 856 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[30] 938 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[29] 525 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[40] 900 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIFN7P[47] 485 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_0_0_a2_2[3] 442 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m3_0_3 610 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_798 541 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 658 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[5] 869 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[22] 710 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[0] 601 34
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_addrOffset_0[1] 711 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[21] 642 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/q 445 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][2] 742 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[14] 680 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST3/U0 992 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[17] 612 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_1[8] 799 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size_RNIQ3BG1[2] 561 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1399 590 144
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1 974 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1319 433 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[8] 476 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/release_state_ns_0_0_0_0[0] 621 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[27] 507 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[2] 729 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_21 483 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[31] 955 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[15] 547 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[14] 631 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/do_deq_1_0 602 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[14] 480 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_820_1_0 509 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[27] 665 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_481 854 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_21_RNO 631 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_16_en 589 69
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[4] 975 84
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7] 972 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_98 754 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[12] 975 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[3] 525 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 690 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[19] 845 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[55] 1011 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[12] 822 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_0_i_i_a2_2 614 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_0_RNI66GH[1] 519 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[9] 631 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_source_Z[2] 563 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[49] 814 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][52] 730 79
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[28] 980 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i_RNIC5V42 796 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[1] 573 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_969_1 511 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[0] 613 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[39] 955 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[2] 619 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47_7_i_m2_i_m2[1] 654 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[62] 445 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[3] 567 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[6] 569 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/do_enq 590 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[27] 568 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[3] 759 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_1 495 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[29] 733 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1_RNINE8R2[21] 722 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[2] 436 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2200_NE_1 526 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[33] 364 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q 451 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[6] 566 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[25] 440 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/slt_1_u_1_0 505 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1540_i_m2[0] 639 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_RNI4SJ53[0] 591 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_433 542 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_8_sqmuxa_1 930 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_499 456 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_1 592 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][4] 535 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[7] 738 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_991 640 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[5] 608 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[24] 735 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12[3] 556 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[20] 713 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m1_e_14_0_0 411 108
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[3] 852 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[58] 980 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe4 829 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[3] 680 154
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[23] 779 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[27] 500 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrAddrReg[1] 547 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[18] 738 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_30 617 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[27] 625 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_933 659 138
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_RNO[1] 449 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54[2] 710 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[7] 641 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[48] 818 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[8] 613 165
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_a2_3[1] 455 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[9] 645 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[16] 712 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[38] 380 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[4] 567 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[43] 884 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1 551 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[5] 670 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[30] 626 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[21] 719 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_RNIB05E3 602 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[3] 1042 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/less_u 684 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[16] 696 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_4[0] 384 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[5] 733 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[6] 671 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO_2 604 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1268 683 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[45] 937 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[24] 447 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1093 544 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[3] 690 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_346_2_RNO 622 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 752 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[3] 475 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI3V1SB1[1] 903 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[13] 678 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[1] 691 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q 444 55
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns[0] 883 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[26] 1079 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1281_0_3 634 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[16] 1036 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[62] 782 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[26] 561 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[21] 1085 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_703_0 728 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][8] 729 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[47] 927 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[2] 745 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_flush_icache 603 186
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[1] 478 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_37 630 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[56] 882 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1407 288 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[28] 468 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[2] 405 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[47] 806 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[1] 542 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_29 507 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[27] 463 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[26] 1033 115
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_6_0_a3 870 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 544 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[1] 959 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[26] 1057 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1294 1034 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[5] 388 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_d_ready_c 601 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1214 414 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[7] 684 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIS0DE 1038 96
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[2] 966 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[50] 848 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 729 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNILG8H[5] 608 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[5] 785 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_cmd[0] 709 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[24] 685 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[28] 703 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[1] 647 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[23] 551 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[31] 613 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[5] 459 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_2 705 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[24] 1030 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[7] 703 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[4] 950 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[14] 984 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_771_0 675 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[58] 973 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[21] 683 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST1/U0 320 138
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_a3[0] 950 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[31] 977 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[60] 509 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1102[27] 665 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_xcpt 589 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[6] 605 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[63] 411 117
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_0_RNO[0] 422 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIMLJS[22] 732 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[50] 488 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[52] 607 106
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count16 519 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI9AHR[5] 589 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[4] 526 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_15 542 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[56] 606 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[2] 733 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[23] 851 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[30] 780 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_23 482 201
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[8] 551 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][63] 724 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/rhs_sign 466 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_31 482 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[56] 845 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[23] 539 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_1_2 765 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_114 277 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[1] 559 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q_RNO 445 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1180 231 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[29] 594 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[1] 668 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIA1431[6] 509 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.awe1 650 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][4] 724 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_4_RNO 643 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[30] 920 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_183 364 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_RNILVGH 687 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[24] 688 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/U0 278 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[30] 601 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_typ[1] 598 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[7] 750 133
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/un1_CUARTOOl_0 952 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNI8VH82[10] 661 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_9 385 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST3/U0 225 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[30] 936 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[32] 1002 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIF4FL[28] 603 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_Z[0] 574 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[25] 542 211
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2 998 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[3] 568 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[37] 429 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[1] 631 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[61] 968 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1082_1[11] 625 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_RNO[2] 822 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[21] 663 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIGLFV[24] 599 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[3] 598 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[32] 1005 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIF9T81[16] 492 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[3] 772 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[2] 705 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[25] 542 213
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_441 602 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[8] 623 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[15] 457 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_14_i_0_0_0_a2_0_RNI5CTS 447 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_6 498 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1202 1032 90
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_RNICLN03[5] 923 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[4] 788 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI6DOU[22] 822 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[17] 410 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/full 710 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q 451 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/reg$_RNO[1] 415 51
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[4] 879 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[8] 549 183
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK 434 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_i_i_i_a2 831 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[3] 774 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_12_sqmuxa 373 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[3] 698 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1588[1] 685 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST4/U0 440 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_217 441 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[9] 656 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_682 1031 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1622.ALTB_i_a3[0] 680 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/_T_560_a0_6 464 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIN5AHB1[1] 779 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[7] 744 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[20] 550 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[9] 667 169
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[5] 875 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_46 589 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[2] 546 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/req_tag[1] 480 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI7B3P[25] 493 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/full_RNO 708 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_cmd[2] 568 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_14 620 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[23] 675 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[31] 954 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[15] 909 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 691 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2_0_RNO 637 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIPD5A[1] 796 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[9] 515 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBErrorReg_d_iv_i 799 99
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CountPulse 897 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][9] 553 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[4] 617 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNI6SFLF 421 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[55] 1005 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_done_i_0 754 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[24] 915 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[34] 746 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29] 686 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIJEG31[0] 664 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/ram[0][2] 593 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[29] 757 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[20] 369 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIJE4N[13] 644 81
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_1_sqmuxa_0_o2 445 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.awe7 830 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[6] 1078 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[23] 648 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[3] 1078 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[12] 648 105
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNIHQJB[0] 874 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[7] 741 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 679 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[23] 822 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_377[5] 572 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[5] 653 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 806 82
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[14] 535 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I 592 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[8] 556 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[50] 870 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[26] 554 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_1 453 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1] 798 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][2] 743 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[3] 444 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[29] 541 208
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_9 463 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[25] 453 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[45] 991 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_14_RNO 493 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[12] 927 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[46] 1057 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7[0] 724 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI75RM[19] 633 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[10] 684 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[29] 573 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1361 976 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[3] 1032 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_Z[6] 471 172
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_0_o2_0_0[2] 524 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[58] 593 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[6] 607 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][25] 661 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[5] 711 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[2] 559 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_116 651 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[6] 533 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[9] 552 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI10NP[21] 555 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST1/U0 1006 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_20 542 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[47] 959 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_m2[2] 626 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[49] 974 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1175_RNIQGTD 538 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[2] 657 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[43] 864 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[13] 1065 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[47] 913 145
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[25] 959 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[21] 556 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[22] 533 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_16 507 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[2] 773 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/tlb/prot_x_0_0 699 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f0_RNO_0[1] 422 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[9] 686 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[27] 639 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[22] 779 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[27] 670 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[27] 512 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[9] 1015 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[50] 433 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[17] 984 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 745 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_244 611 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_17_sqmuxa_0_a2_0_a2 625 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[26] 493 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[4] 515 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO_0[9] 486 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[9] 430 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[1] 520 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[43] 927 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR_i[1] 830 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_1[0] 905 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[34] 471 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[50] 953 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_221_1 619 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[11] 1024 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[45] 1025 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[23] 549 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[0] 615 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_ackhavereset_ldmx 468 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[4] 603 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[26] 687 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[36] 789 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[45] 730 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIPRBT 606 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[13] 1025 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIGOGO[13] 649 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_d_i_o3[2] 868 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2QH7R2[0] 854 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un58_0_iv[1] 880 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[19] 687 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[14] 572 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[9] 532 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[13] 522 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST2/U0 253 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[29] 1040 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[51] 919 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[56] 884 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.awe4 839 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[7] 701 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[28] 677 45
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIDBFA1[2] 501 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[17] 485 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrAddrReg[0] 545 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32_m_0[40] 428 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[7] 700 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2145 535 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/un1__T_294_1.SUM[2] 620 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[15] 944 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_1[1] 614 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 691 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_0_6_0_498_i_i_m3 441 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[9] 1033 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[19] 880 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1485 733 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[14] 655 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[4] 407 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[42] 1053 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[23] 433 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[15] 818 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[3] 495 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIA97T2[2] 811 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[2] 916 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[53] 734 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_6_RNO 627 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[0] 613 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMDPM12[1] 817 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[38] 670 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[22] 495 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIENQU[35] 950 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482_RNO_2[7] 711 171
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK 393 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 730 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_25_ldmx 634 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv[1] 868 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_910 750 144
set_location CoreTimer_1_inst_0/CoreTimer_1_0/TimerPre[0] 908 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[8] 484 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/ram[0][1] 703 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_2 662 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[56] 817 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq 674 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_misaligned_i_0_1_0 697 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[21] 488 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mstatus_mpie 681 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST4/U0 556 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_21_i[7] 534 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[59] 1007 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_414 226 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1612[0] 684 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[19] 616 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/_T_28_RNIOHG01 614 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full 740 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[35] 1010 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_541_i_0[1] 703 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[18] 662 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_143 222 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[4] 914 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_RNO[30] 731 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[23] 653 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_12 541 156
set_location CoreTimer_0_inst_0/CoreTimer_0_0/IntClrEn 900 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address[11] 531 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_437 233 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[7] 446 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[63] 636 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[20] 483 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[7] 519 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[20] 965 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[41] 508 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[13] 810 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[26] 531 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_flush_pipe_RNI7B5E 554 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr5_i 492 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[28] 661 210
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_493 575 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[24] 641 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_705_2 519 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[8] 411 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[15] 921 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_replay 563 211
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_i_o2[4] 812 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_18 777 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[31] 710 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIU10L[0] 435 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_964 895 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[2] 790 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[45] 1073 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[33] 364 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_5[1] 516 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_write_0_0_0_o2 590 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[16] 664 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[1] 760 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[1] 710 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNI5LL11 484 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[36] 920 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[0] 710 49
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[15] 491 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[16] 1048 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[58] 982 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[28] 686 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[24] 715 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1401 845 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_7_0[2] 686 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[23] 652 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_4_0_s_0_1[40] 387 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 637 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[0] 520 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q_RNO 440 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[15] 618 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[38] 554 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[7] 661 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[3] 1015 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_430 645 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_4 486 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_replay_next_0_RNI64UH1 670 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIIHUE[3] 555 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1075_0_a2 496 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1304 400 69
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/masterAddrClockEnable_i_o2 478 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[2] 588 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_642 639 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[13] 510 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_37_RNO 456 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_547 1043 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[49] 482 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[21] 704 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[0] 991 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[45] 795 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[19] 627 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[32] 459 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[25] 736 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI63TSS2[0] 763 144
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK 441 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt[0] 864 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_619 674 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_pc_valid_RNIEMLM 555 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[20] 491 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_16 643 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIO1DI[19] 731 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[47] 936 142
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[11] 946 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_m5_i_a3 650 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_0_0_a2[2] 857 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[18] 683 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_slow_bypass 544 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH 528 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[2] 1029 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_13_0_a2_9 844 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 642 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQ1D2T2[0] 1035 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[3] 627 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[53] 790 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNIEIQH[7] 701 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_198 714 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[30] 467 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[63] 966 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[30] 446 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[16] 781 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[11] 997 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[0] 615 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[7] 763 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[6] 558 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/U0 385 90
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[20] 569 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[10] 1037 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[6] 695 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1615 889 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[16] 675 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[18] 944 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[34] 480 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIV3OO2[14] 704 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/rdFIFORdAddr_d[3] 947 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[30] 929 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1679[1] 710 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[5] 714 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBWrDone_d2 806 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[21] 697 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/U0 673 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_9[1] 526 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[24] 561 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[20] 593 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/haveResetBitRegs_0_s 462 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[2] 546 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[1] 598 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[7] 718 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST2/U0 841 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[6] 754 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[16] 1053 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[47] 431 129
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[14] 857 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m59_0_a3 508 171
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_a2_2[1] 445 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 637 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[19] 660 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[0] 736 108
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1[1] 990 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[26] 612 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m12_0_x4_0 386 108
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[27] 994 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[4] 651 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[6] 428 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[1] 705 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[1] 556 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI09NV1[18] 469 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIGASND2[1] 1026 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_valid 706 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[22] 686 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/req_tag[2] 489 193
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[2] 471 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][5] 533 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[30] 626 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[2] 709 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_wxd_3 506 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f0_RNO[1] 436 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI70LHB1[1] 937 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][14] 541 118
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[1] 905 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[2] 707 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLWrDataVal_1[20] 457 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[2] 600 30
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRCAP 421 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[34] 502 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[38] 486 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][0] 626 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_csr[2] 563 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1203 226 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1610 685 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[26] 558 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/empty 681 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 612 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[3] 458 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 646 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_11 481 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBWrDone_d2_RNO 806 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[53] 521 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[27] 565 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_0[1] 623 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[7] 620 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/U0 276 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[83] 783 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][2] 648 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_616 243 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNIPRV21[0] 706 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINHJEB1[1] 1033 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIL1OQ[9] 746 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4_7[4] 559 57
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState[3] 887 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[7] 709 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[18] 435 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[55] 1006 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0_[1] 635 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][48] 611 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_cZ[1] 481 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[19] 523 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[24] 780 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[1] 631 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_load_use 552 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[20] 525 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_119 640 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[41] 891 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_27_sqmuxa_1 918 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[15] 695 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[25] 684 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_uncached 626 169
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_2[1] 961 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[47] 985 106
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_RNO[3] 887 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[11] 575 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[3] 556 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[37] 485 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_GEN_257_0_sqmuxa_i_0_0_a2 594 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[51] 591 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[14] 604 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[12] 728 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[2] 686 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[2] 544 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[1] 1018 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_sqmuxa_2_0_RNISPD91 398 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI395P[32] 494 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6[1] 613 114
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo7_0_0_1 420 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_a2_1[4] 649 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[52] 944 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[52] 890 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_518 757 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[9] 531 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 723 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[13] 494 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d128 901 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[57] 782 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1192 588 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIVUSM[24] 546 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[7] 739 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1112 736 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5] 595 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_7 639 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_31_RNO 622 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/U0 605 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[17] 751 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt_d[1] 781 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[30] 711 186
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/masterAddrClockEnable_i_0 491 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[40] 891 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[15] 942 145
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO08_8 972 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram1_[1] 763 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[1] 756 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m59_0_m2 590 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user[0] 518 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15_0[5] 552 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0__ldmx[1] 512 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[18] 692 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[42] 996 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[6] 556 34
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[13] 667 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_10_sqmuxa_0_a2_2_a2 673 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1673[1] 662 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[22] 465 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15[20] 650 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[1] 1010 145
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[11] 984 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[11] 493 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/U0 281 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[8] 504 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[25] 551 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[49] 599 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[10] 730 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[11] 991 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[54] 1037 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIV45P[30] 506 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1044 1022 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI8BDV[11] 646 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_8_RNO 387 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[26] 684 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29] 564 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[23] 534 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_10[10] 489 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[27] 763 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[42] 999 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1627.ALTB[0] 674 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[25] 567 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_3_sqmuxa_i 682 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[6] 512 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[5] 700 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[25] 500 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id[0][0] 619 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[21] 685 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[53] 822 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2[16] 925 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[54] 1038 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[23] 688 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_180_1_2_0 743 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_1_sqmuxa 616 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HSIZEInt_d_2_sqmuxa_i_o2_RNIOJ0Q1 410 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[58] 974 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIARBG[9] 672 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[59] 965 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30_7_i_m2[3] 697 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[13] 644 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[16] 1035 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[25] 743 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[12] 472 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[42] 1051 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[29] 509 72
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[2] 522 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[15] 747 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_a2[8] 450 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_m1_e 593 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[56] 790 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_typ[1] 565 169
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0_0[0] 625 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[35] 446 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[13] 973 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[3] 647 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[17] 682 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/U0 541 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[8] 567 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST2/U0 732 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/d_masterRegAddrSel_i_1_RNILR7H 886 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_8[3] 685 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9_7_i_m2[7] 615 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[8] 523 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[19] 675 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[7] 634 34
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1553 662 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_3[2] 388 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_a2_6[1] 863 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[55] 594 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_4 518 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m72_0_a3 601 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[27] 665 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[12] 655 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[6] 530 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_0_0_cZ[2] 529 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[1] 923 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1105 889 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[5] 821 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[2] 743 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 667 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[30] 781 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[33] 755 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[3] 685 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6] 494 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_4 704 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 647 76
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[22] 967 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[7] 749 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIDL7P[46] 554 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[51] 954 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNIE2SN[0] 645 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[38] 999 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1379 685 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_fence_i 559 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_2_i_a2_0 409 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][27] 740 82
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[5] 944 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[30] 387 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[61] 465 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[55] 979 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[26] 536 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[11] 1022 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1 656 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI5VS81[11] 543 153
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[6] 944 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[21] 464 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_last 716 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[59] 543 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[6] 793 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[7] 778 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0] 768 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/ram[0][1] 707 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[59] 590 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f0_RNO_1[1] 435 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_0_0_RNIAF941 481 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[3] 684 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[3] 602 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[10] 675 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_698_3 479 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[4] 622 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q 461 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[28] 701 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value[0] 777 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[37] 770 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[3] 561 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1] 605 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI12HR[1] 655 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[20] 589 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_24 403 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[5] 556 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[30] 471 177
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_22_sqmuxa_1 375 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_275 671 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[37] 723 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_13 494 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[1] 1041 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/do_deq 493 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][22] 653 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI7D5P[34] 501 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_24 625 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[6] 531 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1899 568 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_6_sqmuxa_1_0_a3_1_RNIUH7Q 1016 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[39] 488 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[6] 1078 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[45] 986 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/_T_22 518 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[32] 496 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[3] 472 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 612 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[35] 566 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 589 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[18] 646 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[5] 399 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[51] 957 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[43] 481 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[12] 520 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_wxd 507 189
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[4] 864 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[9] 738 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[11] 592 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[16] 1042 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_935_1 512 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_cmd[0] 567 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_o2_0_0[0] 459 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST4/U0 999 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[39] 945 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_5_RNO 629 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][8] 552 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 607 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa 445 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_832 1037 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[29] 511 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[32] 494 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_3_3 694 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[17] 642 210
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[3] 390 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_replay 705 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_8 625 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[17] 537 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[23] 549 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/U0 509 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_457[1] 552 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[42] 800 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_382 943 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size[1] 556 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_7[3] 597 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[0] 542 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNISEJJ[15] 654 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[39] 638 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[44] 911 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_0_tz_1[48] 374 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m214_6_03_3 613 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_43 545 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298_0_sqmuxa 694 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[4] 963 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_Z[1] 554 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a4_1[6] 470 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[26] 627 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[18] 740 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1602 1003 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[16] 482 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 648 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17] 962 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_cZ[1] 758 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[21] 597 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 618 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_60 778 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][9] 571 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/beatCnt_RNO[3] 428 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d48_0_a2 410 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_711 758 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[30] 544 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[13] 1043 121
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[51] 982 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[32] 622 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[29] 968 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[28] 745 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1569 536 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m4_1_RNI5A8R2[20] 693 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[1] 920 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[7] 701 42
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_0 462 25
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_532 495 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[7] 539 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[26] 1068 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[62] 871 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[52] 820 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNI26QH[1] 660 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211[0] 563 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9] 487 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[2] 712 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[6] 751 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[3] 708 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_13_RNO 495 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[19] 606 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[25] 714 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[96] 743 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_sn.m3 795 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[22] 620 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/U0 464 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2233_0 486 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_release_data_valid 693 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_74 756 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[54] 796 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST3/U0 978 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26] 502 43
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[58] 453 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[19] 846 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un2__T_1106 545 75
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[2] 921 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF4EEB1[1] 1022 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_61 797 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI008LG 564 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[15] 652 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/U0 280 54
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15] 848 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/U0 279 54
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[3] 910 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[31] 709 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[0] 666 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[60] 874 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[45] 950 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[39] 490 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_3_707_i_i_i_a3 645 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[55] 1002 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_24_0_a2_0[0] 773 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_24_0_o2_0[0] 763 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[16] 486 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIE5VFQ2[2] 902 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1274 486 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[3] 606 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[14] 615 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[1] 613 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[26] 532 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNIH2GV1 529 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[3] 996 96
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_8 461 25
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/U0 696 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[17] 650 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[24] 655 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/U0 384 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/auto_out_a_valid 635 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[23] 695 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_162 704 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_3_RNO_0 656 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][21] 733 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_0_tz[48] 373 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_13_RNO 469 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[3] 556 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_0[9] 422 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_1_3_RNINV7M2 592 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[46] 990 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 553 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[0] 681 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470[3] 734 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0_[4] 713 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1360 231 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0[0] 521 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_185 590 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_csr_3[2] 531 195
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_0[0] 700 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[0] 718 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_GEN_56 406 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_622_RNI8JGM 715 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[10] 1059 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_i_0_o3[48] 904 90
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[19] 957 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[42] 1020 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0[22] 676 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_745[1] 558 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[2] 793 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[48] 441 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[27] 680 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[12] 685 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[12] 642 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_792_1.SUM[2] 717 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_3 397 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[4] 541 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 592 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1598_1 523 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_17 768 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[50] 846 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[2] 646 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[58] 767 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[0] 832 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m49_0_a2 589 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_58_2 519 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][50] 731 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_480 735 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[4] 729 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[13] 613 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_29 511 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[6] 699 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[3] 654 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[43] 823 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[37] 916 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_44 782 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[6] 539 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/U0 388 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_71_0_a4_4 517 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_898 749 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[28] 678 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[9] 689 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2289 552 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[7] 517 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJ21O52[2] 805 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_4 493 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_2[0] 626 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[42] 1044 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI49MU[12] 960 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[47] 804 136
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[29] 925 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[40] 880 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[10] 480 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[8] 600 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_o2[0] 630 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mstatus_mie_0_sqmuxa 681 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[2] 571 69
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4 1000 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 661 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[48] 567 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[22] 559 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[29] 536 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_hit_way_RNIGLHG 606 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[1] 1037 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[41] 894 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[7] 763 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST2/U0 982 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[53] 592 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[62] 1027 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[10] 354 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_5[6] 561 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1690_2_0_a2_0_5 514 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[31] 758 160
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[4] 918 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[15] 543 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[3] 966 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[7] 612 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[28] 684 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[43] 772 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[17] 722 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[0] 853 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_777 690 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[19] 848 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_441_2_0 631 123
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa 434 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[54] 797 130
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1 444 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7[4] 722 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[95] 793 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[5] 429 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[0] 696 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[31] 608 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_427 685 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[1] 1011 148
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/masterDataInProg[1] 536 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[1] 956 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[26] 516 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1003 423 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][30] 659 106
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[7] 541 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[5] 554 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIFGU33[12] 507 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[5] 736 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[45] 951 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_1 412 52
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[4] 893 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[7] 545 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[30] 615 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[28] 608 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_26 651 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[18] 684 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[7] 483 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_3[16] 924 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 701 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[18] 729 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1211_RNIAGUQ1[3] 562 72
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[15] 491 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/U0 370 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_4_0_o2 495 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[12] 602 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_10[6] 763 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[23] 705 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[2] 708 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_xcpt_interrupt 564 193
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2_RNO[4] 433 6
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_0_a3_2[4] 872 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_734_3 506 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[55] 1006 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNINOU61[2] 614 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_161[25] 518 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[20] 974 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[20] 727 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[104] 630 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[26] 680 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_RNO[2] 818 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[12] 689 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count[2] 447 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][3] 517 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[45] 502 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST1/U0 555 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[13] 1064 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1_RNIABMK[1] 567 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_13_0_m2[0] 754 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[0] 660 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[13] 713 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/U0 494 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[11] 693 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[5] 564 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[17] 968 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[11] 431 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_342 980 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[36] 994 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_387 1033 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[5] 706 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[8] 723 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[11] 992 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNINM8S_0[0] 648 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/un2_m_interrupts 651 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNI7JUK[20] 546 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_a2_0_3_2[1] 818 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_3lto7_0_a3 820 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_187 637 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_o2[0] 595 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[25] 675 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[8] 699 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[11] 640 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[16] 553 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[3] 557 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[14] 567 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_262 1051 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[32] 630 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_13_RNO 700 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_2 593 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[36] 638 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[34] 793 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[55] 1067 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d45_i_o2 414 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[5] 561 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[1] 621 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_5[1] 384 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[31] 727 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[11] 1012 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_597 703 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_714_0_a2_2 493 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[17] 707 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[5] 797 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[19] 656 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 909 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 610 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/un2__T_804lto8 505 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[2] 725 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[24] 528 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt[3] 873 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1058 312 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[51] 463 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag_11[3] 596 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[28] 603 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[4] 785 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 808 79
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI0I_1_sqmuxa_i_0 980 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_0_sqmuxa_2_i_0 893 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI5KCV[12] 648 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[1] 543 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[36] 935 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_908 610 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[18] 854 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[14] 736 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISMUAR2[2] 856 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[18] 862 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_10_iv[3] 680 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2202_NE 483 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[3] 552 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[3] 627 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[25] 539 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_65_1 530 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_795 415 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[20] 548 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q 500 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/IDReg[0] 505 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 628 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[10] 635 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIMDBE[9] 594 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[36] 640 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[15] 924 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q 460 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[44] 929 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[40] 926 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[2] 628 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[8] 588 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[48] 807 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8962T2[0] 770 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[10] 673 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[15] 533 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[20] 499 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[2] 608 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 602 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[18] 742 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_698 233 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/full_RNO 572 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[42] 541 78
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOlI.CUARTO1OI4_2 953 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[55] 1008 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI33TM[26] 559 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[18] 513 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q 447 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMH0CR2[2] 831 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[15] 741 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI0UHS[18] 661 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_116_1_RNIHH5J 421 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[3] 798 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[42] 499 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[15] 807 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 595 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[22] 720 157
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[11] 422 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[41] 835 133
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[13] 723 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[6] 521 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_0_sqmuxa_1_1_1 410 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[15] 751 189
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[19] 986 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[12] 637 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1226 999 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_13 434 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[4] 756 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[4] 493 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0 501 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[17] 682 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][63] 656 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0[4] 570 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[1] 614 30
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_RNIH24G[0] 784 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[13] 521 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[4] 687 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_616 653 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_182 692 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[12] 972 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[4] 769 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[7] 643 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[23] 835 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[7] 471 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_581 641 60
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AXIBurstInt_d_0_sqmuxa_i_0_0_o2_RNIMRR7_0 438 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_1_1[7] 678 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[24] 678 180
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[29] 953 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIJNNO2[10] 707 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_684 265 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_525_2.SUM_0[0] 697 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWRITE_i_a4_0_a2_i_i_a2 462 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[12] 641 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_address[9] 504 84
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[9] 544 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[34] 482 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[42] 1044 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[17] 651 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[2] 684 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/killm_common_1_0 497 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[28] 633 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 850 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/U0 267 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_987 373 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[107] 614 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[21] 568 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/m0_2_1_3_0 492 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[25] 825 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[15] 651 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_963 240 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_9 541 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIILDV[16] 593 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[10] 563 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[56] 697 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[31] 591 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_1_1_RNO 389 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m1_e_14_0 410 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[21] 765 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[31] 544 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[21] 613 166
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[36] 1012 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[25] 625 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[10] 517 127
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_RNO[10] 873 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[28] 492 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST2/U0 780 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10_7_i_m2[1] 731 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[22] 711 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_size[0][1] 654 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST3/U0 434 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_654[5] 573 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_0[40] 366 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[15] 554 108
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[13] 878 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1234 284 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[38] 639 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI7F7P[43] 488 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[6] 714 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_0_0_0[0] 408 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[13] 599 85
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/HREADYOUT_4_0 870 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[52] 542 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST2/U0 881 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[44] 911 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/do_enq 589 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIPIPL_0[10] 753 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/BID[1] 779 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[13] 649 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[4] 684 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[24] 682 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[11] 593 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/m0_2_1_0_0 494 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[61] 693 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_o2_0[1] 444 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[1] 692 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[19] 703 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[3] 751 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI7VLJB1[1] 903 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_26_RNO 635 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q 441 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_22 518 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[31] 514 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[45] 948 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[0] 644 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_3[6] 769 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[30] 496 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mie_135_0 667 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[27] 705 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[16] 644 166
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_RNIC94Q1[0] 372 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 645 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[5] 605 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[41] 825 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_2 435 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[6] 741 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[26] 601 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_238 544 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[2] 773 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[20] 621 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_386 272 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI27MU[11] 941 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[57] 696 198
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_RNIC9O6[2] 450 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[31] 649 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12] 456 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[48] 924 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[11] 542 82
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_i_0_1_0[1] 444 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_4 614 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[17] 665 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST2/U0 842 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_GEN_257_0_sqmuxa_i_0_a2_2 592 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[30] 679 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[22] 633 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqValidReg_RNO_1 420 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByte_1[0] 519 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_0[40] 914 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[29] 479 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI57D51[10] 624 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/_T_116_1 438 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[59] 590 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[12] 726 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_695 389 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_1[0] 416 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_279_1_a3_0 488 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[7] 707 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[28] 610 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174[2] 721 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[8] 621 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[19] 489 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[8] 642 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[11] 885 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1] 493 52
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[10] 1020 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNIVQUC1[10] 488 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[55] 1056 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[21] 688 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_147 475 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6_7_i_m2[3] 664 54
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin2 913 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[30] 565 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[11] 456 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2] 798 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrEnReg 544 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[63] 772 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[14] 512 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_1_1998_0_2 624 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[29] 674 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[0] 739 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_1[2] 604 108
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count[1] 523 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[6] 803 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[19] 607 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[58] 980 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[42] 481 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_1_i 385 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_11_i_i_0_0_o2 434 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_744 457 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2162_5_RNO_0 468 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_743[3] 685 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[12] 620 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[23] 528 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_GEN_257_0_sqmuxa_i_0_o2_0 591 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[26] 555 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[23] 651 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[57] 774 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[5] 875 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[57] 709 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/io_deq_valid 462 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_830 468 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 818 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[37] 793 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[3] 602 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[23] 497 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_780[3] 716 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_50_7_i_m2[4] 651 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][8] 566 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[27] 565 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_GEN_13_1 701 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[58] 988 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[53] 711 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[24] 453 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[20] 791 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q 436 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[41] 889 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_1_RNO[20] 668 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[14] 554 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[14] 1072 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBWrTranPend_edge 469 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_a3_RNINLD41 683 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1734[1] 506 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_28 556 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIC9H64 483 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST4/U0 709 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[18] 596 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI8NPFV1[1] 830 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIJT9P[58] 482 132
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK 411 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[2] 386 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_4[20] 649 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_2[20] 665 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[14] 880 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[12] 639 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[16] 674 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_5 507 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[28] 732 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[18] 697 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[37] 842 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[5] 567 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][3] 595 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_293 337 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1096 471 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_1_RNO 442 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1016 978 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram1_[0] 749 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[0] 560 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNITU5H[2] 518 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[30] 550 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 529 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1172 890 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[11] 696 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[7] 735 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_936 625 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_Z[2] 801 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38[6] 729 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[1] 1037 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[18] 674 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[6] 395 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state[2] 462 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNO[0] 842 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[13] 418 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d13_i_o3 903 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIKBBE[8] 648 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[29] 649 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1128 550 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_24_RNO 668 72
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[0] 1016 76
set_location PF_INIT_MONITOR_0_inst_0/PF_INIT_MONITOR_0_0/I_INIT 508 2
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI4RVR[21] 639 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1467 441 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[4] 698 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_4 508 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_34_0 542 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[18] 673 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[47] 962 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[0] 632 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[54] 1040 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1468 438 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[31] 650 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[4] 962 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data_1807_fast 531 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[23] 731 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[13] 655 88
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI11 984 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[47] 433 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[22] 557 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_968_1.CO2 494 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[23] 507 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_142 398 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[60] 894 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe0 712 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1719_RNIJVQG 569 72
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[1] 917 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI1TG31[7] 639 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram7_[0] 795 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_19_0_a2_0[0] 708 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_957_state[1] 608 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[19] 460 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[4] 689 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[6] 1025 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[12] 971 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_644 410 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST2/U0 554 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_csr_ren 528 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_storegen_mask[3] 706 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI3MCL[13] 613 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_victim_tag[10] 635 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_sn_m6_RNIHBV05 650 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[12] 595 82
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[5] 894 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[11] 598 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_26_0[0] 759 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[7] 690 31
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[22] 394 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[6] 665 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[21] 1024 124
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6_RNI0NDA1 432 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[3] 555 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1123 641 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1174_1 539 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[4] 700 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[31] 672 181
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_947 839 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[51] 691 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_889 674 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_5_0_m2[0] 740 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1249[2] 542 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_836 661 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/RID[2] 516 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIU73S[8] 675 153
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK 435 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST4/U0 754 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIACVJT2[2] 759 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17[5] 573 31
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[38] 794 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[57] 778 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 727 102
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[21] 940 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIBK9HE[0] 421 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[39] 959 109
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_1 460 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[31] 689 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_0[8] 792 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[57] 1052 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[21] 973 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_235 415 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[7] 385 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057[2] 545 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user[5] 590 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m4[31] 726 198
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[16] 973 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[33] 1005 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[3] 554 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[25] 695 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_17_0_a2_0[0] 778 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[3] 559 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[6] 1028 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[29] 452 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][62] 725 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[51] 516 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNI3BTP[6] 592 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[16] 729 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[4] 915 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/id_wb_hazard_2 543 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_591[3] 683 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[20] 755 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_1[5] 395 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_5_RNO_0 626 72
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[18] 959 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIKB0S[29] 631 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1196_1_1 541 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[0] 542 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_0[4] 631 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[24] 721 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_i_i_i 830 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_stalld 538 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[32] 501 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_RNI6OL89 604 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[59] 1001 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[1] 694 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[14] 673 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_imm[1] 507 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR_i[7] 494 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[22] 774 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[7] 463 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[12] 618 27
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[30] 367 126
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[19] 912 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNIRKMS[2] 688 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 724 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/masterAddrClockEnable_i_o4 884 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_22_sqmuxa_1 901 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[50] 589 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST4/U0 782 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI2FQJ[23] 653 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[10] 623 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[12] 509 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1349 643 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_23_sqmuxa_1_0 350 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_47[1] 654 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[18] 863 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[10] 1064 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[2] 446 159
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/un1_HREADY_M_pre71_RNI6M543 470 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[17] 472 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][3] 674 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[32] 494 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[22] 781 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[27] 600 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[6] 696 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[21] 591 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_11 702 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[21] 627 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_0[1] 625 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_out_r_ready_3_0 808 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d97_i_0_0_0_a2_RNI52CK 446 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1262 353 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[1] 466 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/blockUncachedGrant 616 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_mem 549 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[22] 692 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_i_o4_0_a3_0[13] 878 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[15] 636 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[20] 733 136
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_0_0_RNIOR7U 439 9
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[6] 491 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[6] 621 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25[1] 612 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[18] 624 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[44] 912 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_alu_fn[2] 515 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[19] 469 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[54] 993 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMRIK01[1] 1037 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[20] 702 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1009 543 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_1_i_a2 434 108
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_RNICLN03_0[5] 912 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_21_6_0_0_0 481 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[19] 570 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[2] 1026 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST1/U0 479 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[14] 573 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[6] 621 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[8] 533 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[23] 938 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[6] 552 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_43_7_i_m2[1] 661 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_752 795 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[3] 597 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[40] 978 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[3] 594 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[24] 596 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[3] 550 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 765 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[5] 760 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1441 488 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_wrFIFOWrAddr_1.CO1 517 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram3_[0] 755 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[32] 748 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[38] 708 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[46] 984 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[4] 1001 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dcsr_cause_RNO[0] 663 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[5] 678 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[24] 552 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[6] 1021 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_RNO[0] 864 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[2] 612 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 567 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 630 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3 624 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[1] 558 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO_1 548 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q 422 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[16] 566 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[25] 590 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[5] 488 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/un1_auto_in_a_bits_source 695 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_1 631 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[16] 696 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[13] 473 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_3[3] 570 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[25] 766 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_5 721 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram0_[0] 887 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_362_5 607 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/ram[0]_RNO[3] 521 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[10] 733 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[49] 817 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q 460 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[23] 712 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[5] 676 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[46] 896 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[0] 599 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[46] 504 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/take_pc_wb 574 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST2/U0 875 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_typ[0] 573 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[2] 515 91
set_location CoreTimer_0_inst_0/CoreTimer_0_0/TimerPre[1] 911 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIOVBI[20] 679 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/tl_a_bits_address[3] 437 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[26] 624 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[5] 457 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI1AS71 589 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[0] 766 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[32] 1024 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[7] 707 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[0] 540 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[18] 698 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[1] 592 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[4] 596 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[17] 751 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[4] 602 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_valid_1 600 123
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[12] 717 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[11] 1012 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[55] 592 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_15_RNO 482 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[55] 1012 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[13] 603 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[30] 401 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[1] 598 31
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[61] 643 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[22] 633 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[62] 1041 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/p_NextCountPulseComb.NextCountPulse48_m_0_a3 893 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[14] 764 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[23] 650 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[27] 515 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[15] 944 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[15] 534 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_30[0] 696 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[21] 434 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1635 1019 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[1] 1061 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_7_sqmuxa_1 925 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[25] 676 58
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_AHBRdDone_d_0_sqmuxa_1_i_i 913 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[13] 692 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI8JOJ[17] 676 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[4] 652 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_uncached_2_i_0_i 591 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_5_ldmx 630 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[26] 744 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[5] 609 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[5] 567 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[24] 678 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_9_6_0_333_i_m4 506 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[3] 634 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 952 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[62] 825 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_180_1_2_0_3 742 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[42] 751 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_0_iv_0_0_0_1[0] 418 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[11] 671 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_25_6_0_0_0 492 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIFVU31[6] 625 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[30] 525 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[54] 973 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[46] 889 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[15] 683 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/empty 546 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1244 474 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram4_[0] 812 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0_3[19] 603 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[0] 624 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[4] 562 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_1[28] 618 54
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_0[1] 910 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[43] 824 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[10] 721 166
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_4_0_a3 879 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_4 613 192
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[0] 863 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[49] 591 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[7] 505 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[6] 861 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[29] 696 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[9] 677 202
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[25] 811 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_4 538 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[22] 625 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[13] 1027 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_1[20] 679 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_fence_next 529 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[31] 565 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[29] 663 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 744 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_0_sqmuxa_1_0 925 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1630 1040 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[62] 846 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_sqmuxa_2_i_0_o2_0 843 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[30] 777 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[24] 471 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[30] 720 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_22[3] 725 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[52] 817 133
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[22] 951 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[33] 723 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[59] 457 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_51 848 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI70CA[8] 779 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIVOJ01[3] 570 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[13] 443 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[8] 486 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_480_2 617 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[4] 505 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/_T_28_0_o2 437 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[27] 659 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[17] 1034 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[47] 796 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[59] 457 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[41] 810 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[21] 719 54
set_location CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3] 919 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[2] 548 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0] 769 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIAJ9HE[0] 436 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[19] 671 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_1[0] 534 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[10] 646 33
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK 399 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[58] 795 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[4] 784 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14_i_o2_0 819 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[43] 488 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_a2_1_1[1] 463 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_555 704 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNI2PQ3I[23] 628 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[24] 681 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[1] 505 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_25 561 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_0[40] 947 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_602_0 636 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4[52] 972 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2M0AT2[0] 836 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[51] 974 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[3] 649 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[17] 490 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[2] 780 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[7] 787 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 656 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_size[0] 521 88
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[34] 974 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[0] 556 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[9] 841 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_T_1223_1 531 129
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_a3_0[8] 817 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIAPQM_0[21] 494 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 554 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST4/U0 863 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[10] 527 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mstatus_mie 683 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[3] 1009 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNI8DFV[20] 591 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[11] 457 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1132 663 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[29] 647 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[55] 1064 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4_sqmuxa_3_i_o6_0_o2_s 388 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1025 596 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[12] 488 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[3] 721 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[40] 429 111
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_PenableScheduler/penableSchedulerState[1] 886 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[6] 665 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[26] 1072 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI54NP[23] 536 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[8] 689 190
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[1] 1023 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][53] 600 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[30] 948 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_19_0[0] 717 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[8] 507 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[1] 675 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_10 483 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[26] 1056 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[9] 741 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[15] 687 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[27] 539 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/SIZEReg[0] 528 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[29] 993 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[7] 618 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[26] 684 75
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1461 564 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[8] 907 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[6] 529 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[7] 712 115
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRUPD 410 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[14] 483 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[19] 495 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7[0] 608 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1353 547 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_3_tz_4[6] 565 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m4_2_03_i_o2 489 30
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[7] 494 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_4_i_0_1_0 422 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0] 534 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/dcache_blocked 619 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNI8CGM 621 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0 594 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[1] 965 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1364 325 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[43] 803 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 731 157
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_837 825 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_134 592 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/AHBWrTranPend 472 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[9] 976 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[7] 623 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/un2__T_2170_RNI26401 675 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[4] 811 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[10] 490 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[3] 656 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[7] 663 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[27] 722 202
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_AHBRdDone_d_0_sqmuxa_1_i_i_0_0_0 445 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[7] 690 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][28] 649 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 749 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[50] 459 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_393 133 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3] 1016 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[6] 1057 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO 506 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[3] 737 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/do_enq 742 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[1] 800 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_42[0] 665 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[7] 624 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_748_2 673 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[11] 958 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[48] 832 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEL9N12[1] 928 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI2IFSS2[0] 1032 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[1] 625 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[6] 592 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_addrOffset_2[0] 696 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[38] 487 81
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[30] 467 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[23] 465 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[32] 589 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[1] 888 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[32] 971 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[0] 649 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/q 459 52
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[26] 1003 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[28] 684 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[11] 639 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/BRESP[1] 552 139
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[12] 887 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[4] 528 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag_11[1] 589 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m210_6_03_3_2 613 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe0 637 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[103] 617 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1186_RNO[0] 633 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_2 497 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[24] 1063 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] 572 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_751 794 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[17] 960 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[0] 565 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[35] 394 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[18] 724 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_GEN_22_3_1 532 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[20] 532 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[28] 540 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST2/U0 872 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[10] 427 177
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState[2] 786 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[2] 790 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_RNO[22] 374 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3] 527 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[46] 1015 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1051 1021 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[22] 740 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[40] 504 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[22] 715 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[63] 900 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[56] 570 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_7_i_a2 421 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[6] 762 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[9] 947 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1743[3] 562 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_RNO 502 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1257 411 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[24] 1028 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[11] 447 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1593[2] 697 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364[38] 684 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_15_0_a2_4_0_a2[0] 777 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[1] 896 115
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0_CLK_GATING_AND2 445 24
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_Z[3] 510 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_33_7_i_m2[1] 632 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[63] 712 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_5_RNI0JA08 638 63
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO1I[2] 917 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1_haltedBitRegs_0_2_sqmuxa_or_0_0 525 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_436 434 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1263 725 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_442 690 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[52] 857 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[22] 543 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 556 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[49] 765 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[5] 668 189
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/iPSELS[3] 890 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[20] 680 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[2] 532 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[6] 482 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[5] 785 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr[8] 758 172
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[4] 923 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[46] 797 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value 563 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_ARSIZE[1] 777 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[12] 648 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_4_RNO[0] 391 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_6_ldmx 644 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_1_a_valid 547 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[3] 675 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_lsb_1[1] 522 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_read 634 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1[1] 547 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_23_ldmx 646 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[20] 591 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[4] 700 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[16] 627 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[3] 693 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6_i_o2[7] 677 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/valid_1_0 597 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[15] 608 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][37] 724 79
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK 402 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_685_1 539 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[9] 552 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[60] 444 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF0QDB1[1] 804 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[8] 489 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_64 808 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[9] 484 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_RNO_1 524 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNID2FL[27] 679 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[23] 612 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_213_0_sqmuxa_0 494 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_744_1.CO2 562 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[4] 530 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0[0] 389 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3055_1_CO1 691 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[23] 830 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[4] 609 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[2] 723 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_size[1] 588 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ARREADYOut_0 770 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[6] 571 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 620 88
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0 531 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ[0] 475 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[1] 398 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[18] 665 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_915 608 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_1 440 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[7] 655 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[7] 705 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIANQJ[27] 649 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[41] 768 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[18] 484 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIMAKK[6] 542 153
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[23] 937 85
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[1] 781 97
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/U0 675 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_14_i_o2 879 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[33] 719 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[9] 707 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[0] 671 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_0[13] 649 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[28] 727 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_8_0_iv_RNO[2] 485 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[15] 608 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[53] 735 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[38] 794 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1296 883 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[80] 665 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1216 980 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[38] 486 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[26] 676 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[1] 917 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[12] 679 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[25] 764 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_m2_0_a2_1_1 601 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[31] 599 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[3] 640 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 723 102
set_location CoreTimer_1_inst_0/CoreTimer_1_0/p_NextCountPulseComb.NextCountPulse48_m_0_a2 868 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_0[0] 460 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_862 893 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6NVJV1[1] 968 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1_1[3] 662 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_1 748 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_382[0] 566 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIJHVMB1[1] 1032 111
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRCAP 420 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[4] 769 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[52] 830 133
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI00 1001 76
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d53_i_0_o3 900 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[6] 534 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[48] 590 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_0_0_o2[3] 460 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[14] 711 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_0_sqmuxa_7_i_0_a2_1 421 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_deq_0 540 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[5] 840 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/value_1 678 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[0] 1061 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[44] 894 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[3] 614 208
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_1_a0_0[16] 385 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[24] 413 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[23] 674 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAAK1R2[0] 927 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_236 428 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNIP7P07 481 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[10] 1087 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_tr4_2_a2 772 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1057[1] 547 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[25] 702 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIS1ET2[2] 926 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[63] 723 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNIQ82J[10] 571 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[2] 803 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[14] 990 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[2] 564 142
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[10] 883 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_562 657 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_9_0_m2[0] 710 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[3] 660 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_3_sqmuxa_1 456 171
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNINN571[2] 499 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNIVRTL[23] 609 57
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[48] 961 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0[0] 566 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[22] 536 118
set_location PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_1 2464 4
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_source[0] 555 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[23] 706 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_671[30] 705 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_372_3_0_sqmuxa_1_1 626 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI8VVR[23] 709 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[27] 630 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[55] 456 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNIST08 1002 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 608 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIRM4N[17] 655 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_680 603 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[47] 430 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[27] 687 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a2_0 818 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1165 732 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3045 685 156
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/nextWrite 869 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[7] 633 30
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[1] 956 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[24] 708 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[2] 565 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_0_3 673 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[44] 922 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[2] 630 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[16] 696 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[18] 433 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_2_sqmuxa_1 915 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[31] 1048 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.SystemBus_slave_TLBuffer.Queue_5.ram_param_ram0__RNIOQ041[6] 668 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[6] 799 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28[7] 593 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5] 507 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[5] 844 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[7] 528 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[25] 655 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr10_0_a2 483 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe6 836 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][1] 758 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[28] 649 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[19] 696 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_29 535 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31[1] 692 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/U0 453 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[26] 666 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[4] 778 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[7] 722 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST4/U0 866 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIEOIO[21] 667 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[15] 482 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_31_ldmx 664 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[11] 445 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[18] 899 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391_0[37] 697 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[3] 639 193
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d[4] 467 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[8] 431 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_155 596 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[17] 735 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q 447 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[70] 591 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_550[0] 659 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/_T_31 608 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[19] 635 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIKTCI[17] 644 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[31] 573 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][31] 726 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/ram[0][5] 567 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST4/U0 225 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST3/U0 734 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_1_RNO_0 505 150
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_7_0_a3 869 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[17] 686 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_0_0[3] 435 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[8] 700 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[5] 747 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_i_o3 878 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[30] 674 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_enq 807 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI1K2F[3] 636 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[17] 1020 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLWrDataVal_1[19] 449 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[17] 673 193
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale[1] 890 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIKN5I2[11] 541 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[27] 747 154
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/pauselow 433 13
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un3__T_658 572 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[30] 507 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_2_03_2_0 480 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_flush_pipe 553 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[6] 1010 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNIOP08 1026 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI782NB1[1] 926 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[24] 728 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[31] 1055 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_1_sqmuxa 429 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[11] 537 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[5] 607 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_10_1 538 45
set_location CoreTimer_1_inst_0/CoreTimer_1_0/CtrlEn 900 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[21] 638 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1[3] 689 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR3EQ[1] 497 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[15] 482 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[14] 550 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[26] 492 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[5] 665 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298[3] 688 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1819_0[3] 568 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[48] 817 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[16] 482 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[27] 664 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2[11] 652 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.awe0 728 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[2] 668 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[51] 887 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[21] 684 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[26] 637 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[9] 669 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_37 456 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[7] 720 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[61] 882 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[17] 489 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[12] 768 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 802 117
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK 397 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_sn_m17_2 617 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[52] 969 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIJ7KH[17] 673 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[20] 637 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[29] 541 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_30/inFlight_RNO_5 602 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBRdTranPend_d2_0 819 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[40] 983 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 598 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[50] 870 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[9] 447 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[26] 575 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[22] 725 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[11] 1009 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[2] 844 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_RNIRKIM4 646 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[13] 505 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[61] 814 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIIVOJ42[1] 986 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_32 550 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[13] 667 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[16] 481 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q 455 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_604 640 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_584_2 706 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[0] 730 114
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[30] 982 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[6] 517 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[26] 1074 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[8] 498 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[5] 560 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/ram[0][3] 570 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_6_RNO 482 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][62] 656 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[2] 606 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[50] 886 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[31] 596 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user[5] 526 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[58] 994 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[2] 553 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_30_6_0_0_0 508 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[13] 699 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[31] 669 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7_0[0] 597 90
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[7] 900 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_uncached_i_0_i 590 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_grow_param_1_0_.m5_0_a2_0_a3 601 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source_ram0__RNI0KKM[1] 631 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1076 160 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[51] 918 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[30] 953 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[3] 628 166
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[5] 702 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[30] 603 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[10] 486 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[29] 648 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1142 409 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[6] 716 157
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK 433 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[11] 696 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 747 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_8 688 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/U0 385 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[28] 634 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER._T_661_4 720 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_1_0[0] 603 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_4[5] 563 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 555 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[54] 780 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[23] 635 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[14] 543 100
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_tr27_0_a2_0 480 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_RNO[27] 625 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value 614 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[18] 654 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[4] 965 133
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_req_d1 520 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_30 513 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[25] 415 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_18_0_a2_0[0] 710 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIRMG31[4] 560 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[10] 543 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_4_tz_1[48] 413 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST2/U0 402 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST3/U0 332 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1582[1] 617 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[22] 984 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[71] 606 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[5] 988 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[16] 936 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[15] 593 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[9] 725 166
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state[0] 537 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1 928 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[22] 631 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[39] 954 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[12] 704 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[6] 602 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[22] 747 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[23] 556 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][23] 682 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[22] 654 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[45] 988 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[2] 597 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[56] 898 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[1] 662 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[10] 535 159
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK 372 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/un1_value_1_2 656 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[40] 1013 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[7] 542 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_7 625 27
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[13] 823 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST4/U0 227 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590[37] 637 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_4_0_0[0] 742 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[31] 725 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_1 707 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_4_i_0_1_0_RNI92OHE 433 102
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[7] 855 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[38] 619 165
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[29] 820 91
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK 434 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[2] 633 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_18 496 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_3[2] 598 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIBC7SB1[1] 855 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3027[6] 690 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 639 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_71381 564 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[3] 529 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[127] 773 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_size[2] 520 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsUncachedData_RNILV2M 650 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1193 217 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[3] 659 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2750_1[0] 696 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_2[8] 797 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[21] 651 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_17 553 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[41] 806 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_opcode[0][2] 655 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_898 473 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[16] 721 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[1] 607 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 615 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_7_sqmuxa_3_i_s_RNI71M21 372 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe0_0_a2 669 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_15_0_a2_0[0] 753 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[15] 481 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[3] 1047 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[18] 601 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[11] 574 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_738 892 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[26] 671 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[63] 546 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[45] 950 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[27] 954 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[16] 662 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIAP0V[60] 877 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_940_1.SUM_0[2] 620 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[16] 536 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/WREADYOut_0 783 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_enq_ready 609 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[7] 760 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[14] 1001 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNO[2] 811 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[14] 1006 109
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[3] 440 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_4 624 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[27] 980 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[26] 625 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a3_1[16] 641 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[59] 960 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[5] 837 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_837_0_3 610 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq 638 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[29] 660 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1_haltedBitRegs_0_2_sqmuxa_or_0_a2_0_1 541 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[51] 921 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[41] 835 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[30] 649 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[54] 733 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[15] 621 33
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[34] 996 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[8] 495 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[8] 704 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1823[0] 564 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[1] 650 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[3] 550 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[29] 665 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI33UJB1[1] 758 132
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST4/U0 809 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_5 530 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_8 389 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_mask[3] 703 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDWrEn_RNILLHK 503 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[14] 464 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIANEK[19] 470 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q 437 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_9_RNO_0 668 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[94] 763 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[10] 492 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[29] 572 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_tz_10 537 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI1RJ01[4] 505 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[12] 972 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[5] 664 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[7] 553 196
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[15] 849 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un1__T_748_1 554 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[35] 621 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[14] 640 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[17] 687 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f0_RNO_1[1] 877 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_7012 446 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[57] 768 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[4] 685 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[27] 531 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_10_0_0[0] 709 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIV0RH[7] 590 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[25] 737 186
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[27] 567 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[6] 389 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1063 478 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_605_0_1 694 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[29] 452 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[14] 998 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m51_0_a3 607 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_7/ram[0][4] 596 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[70] 752 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4BIIR2[2] 832 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[6] 745 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_511[3] 645 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[20] 484 72
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_6 459 25
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_1_sqmuxa_5_i_a2 871 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[14] 699 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[43] 645 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_439 221 123
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTIOll[3] 980 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[3] 756 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_931 600 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[1] 558 31
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[39] 638 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0_a3[41] 643 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_o2[5] 782 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[31] 993 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[14] 603 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[40] 515 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_rdFIFORdAddr_1.CO1 936 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[3] 554 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[32] 1012 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST1/U0 433 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[5] 628 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKIO7R2[0] 767 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[51] 589 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_ARSIZE[0] 768 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[20] 716 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[2] 601 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_waddr_1[2] 487 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_32_7[6] 540 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q 466 61
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_1_i_i_a2_i_0 409 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[53] 794 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12[3] 589 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2160[19] 459 195
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[30] 815 88
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[31] 823 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_29_6_0_223_i_m4 506 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[31] 773 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[24] 675 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[38] 486 61
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[0] 960 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 710 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[6] 508 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[22] 464 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/_T_28 623 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_309_i_0 692 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[18] 774 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[27] 467 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNI4J2J[15] 536 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 611 127
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[5] 919 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[27] 626 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[24] 519 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_346[10] 685 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[53] 730 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[8] 481 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[19] 810 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[13] 995 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[39] 402 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST3/U0 698 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[24] 982 151
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20 999 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/ram[0][0] 567 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[3] 590 30
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i[0] 902 90
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[20] 410 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[9] 614 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1398 457 90
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_5_0_a3 878 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[18] 560 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_0_sqmuxa_2_i_0_a2_0_0 842 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1318 178 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_959 221 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[1] 726 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[2] 617 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[2] 520 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_15556_2_0 601 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_61 349 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[4] 589 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[5] 525 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1186[0] 646 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_257_0 625 141
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[8] 844 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[30] 654 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_6[2] 391 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_0_sqmuxa_4 892 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[3] 775 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a6_i 409 111
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[39] 990 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[30] 717 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISGMND2[1] 1021 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIQJ1E[3] 687 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[5] 735 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_m2_1_RNI0O8R2[24] 721 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[5] 398 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug 467 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ctrl_stalld_1 532 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[26] 1028 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7_RNO[2] 607 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[61] 458 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[26] 505 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST4/U0 339 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[3] 638 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt[1] 411 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[2] 786 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_o13 528 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[14] 974 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_csr_3[0] 534 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_address[5] 445 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[5] 643 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137[8] 688 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[15] 664 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/do_enq 651 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[18] 683 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3] 454 61
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1] 916 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][9] 627 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[47] 944 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[28] 686 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48_7[3] 599 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1603 243 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[15] 818 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_863 661 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[2] 724 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1580_10 641 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[13] 491 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_a2_0_0 420 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[13] 698 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_1_sqmuxa_1 890 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI29443[28] 506 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1059 971 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11_7_i_m2_i_m2[2] 684 36
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST4/U0 221 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[1] 682 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_268 367 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[4] 667 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[19] 571 88
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[18] 908 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[18] 744 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][60] 731 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/_T_31 725 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_24 495 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI7VQL5[11] 481 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIBHH51[31] 668 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST4/U0 986 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[5] 801 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_1 479 192
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_4_sqmuxa_3_i_o6_0_o2_s_RNI0MR3E 445 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[27] 616 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[23] 706 79
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_0 434 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_66 772 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[13] 1080 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[18] 895 157
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3[1] 684 87
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3] 919 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[29] 682 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[0] 900 115
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[11] 810 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_cause[31] 656 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0[25] 469 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_1 782 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[5] 601 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[5] 573 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[5] 549 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_6 516 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[35] 750 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST3/U0 233 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[6] 644 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNI2OBP 1021 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[24] 709 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[25] 685 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI3M2F[4] 618 60
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale[1] 890 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[28] 505 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_7_6_0_581 510 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3[2] 609 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_2 493 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20_7[7] 588 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_4 614 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un2__T_102620lto11_3 563 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNINM8S[0] 655 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[30] 786 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_710 1032 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[42] 1058 106
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_1_a1[0] 384 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[18] 843 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[19] 827 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[2] 603 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_5 598 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[17] 627 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i_o3_RNI6NO41[77] 646 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/value_1 630 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[50] 605 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0__RNI7A031[7] 702 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2057 636 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[46] 735 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m4_1[22] 763 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore_drain 654 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_RNO[23] 683 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[1] 676 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_13 388 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[15] 734 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[7] 668 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[14] 635 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[9] 901 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[58] 952 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_i_0_a2_0 460 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1470_RNO_1[7] 753 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_2 605 42
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_5 458 25
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[60] 637 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[28] 409 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/full 567 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_860 410 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[23] 529 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_25 398 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1036 1035 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[62] 1027 102
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_7 457 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram0_[0] 762 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_o2[0] 701 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[4] 474 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/U0 229 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[22] 683 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[30] 494 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[125] 769 180
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[8] 924 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_valid_masked 615 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[11] 554 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[5] 641 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_31 547 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/_T_27_0_RNIE64Q 569 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][5] 753 112
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[20] 670 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/U0 327 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_593 1029 75
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[21] 872 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_18_RNO_0 660 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1095 360 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[10] 1057 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_2[0] 471 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1015 789 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[6] 767 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/blockProbeAfterGrantCount_0_sqmuxa_0 670 156
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[1] 920 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[5] 731 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[35] 624 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[61] 807 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[22] 980 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1525 943 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/ram[0][0] 755 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[68] 558 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[24] 729 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[2] 697 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_12 781 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_store_valid_i_0_1 598 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[11] 966 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[36] 563 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[9] 741 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][9] 541 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a2[8] 654 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[30] 1058 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[17] 987 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_source[0] 557 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[48] 816 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[10] 1089 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[21] 528 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[9] 858 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[46] 1013 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[8] 678 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[46] 555 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_14_sqmuxa_0_a2_0_a2_0 638 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[2] 622 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][29] 575 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_valid_uncached_pending 625 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[0] 469 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_5[0] 487 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[21] 554 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAST3R2[2] 732 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[2] 766 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI9S2F[7] 602 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[28] 518 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[15] 934 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_596 847 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1629_0 565 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/claiming_0_0_a2_0_RNO_2[7] 600 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_966 899 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[20] 632 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[10] 1020 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/U0 697 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4 417 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_626 652 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[7] 553 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_17 636 141
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_PenableScheduler/nextPenableSchedulerState_0_0[1] 886 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_450 746 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[33] 618 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_471 615 124
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[10] 719 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1219[2] 540 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[3] 698 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1383 412 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_103 596 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[9] 569 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1_1[31] 504 159
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa_2 927 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_2[56] 913 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i_o3_RNI0HO41[77] 641 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[23] 409 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIEPEI[23] 721 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2[7] 703 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[7] 639 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_12 391 52
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[17] 990 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[0] 482 42
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[7] 913 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST1/U0 292 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[11] 1008 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[9] 662 205
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[50] 770 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/resumeReqRegs_0_0_sqmuxa_i_o2 474 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[30] 937 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[12] 1011 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[6] 603 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[43] 926 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[112] 758 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[25] 553 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[17] 684 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[8] 1024 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[58] 458 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[10] 499 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[42] 501 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[26] 665 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIB0FL[26] 642 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_a5_3_0[0] 699 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_995 496 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[18] 947 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_5 566 24
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_5 450 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_0[12] 468 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[50] 810 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[4] 703 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[1] 497 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[28] 994 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[27] 464 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_212_0_sqmuxa 468 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[62] 781 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[23] 674 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_866 848 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[57] 467 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[25] 555 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[16] 735 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[12] 437 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_19_RNO 653 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_214 470 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[6] 718 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un59_f0_RNO_0[1] 876 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[14] 816 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNI6HOJ[16] 643 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram3_[0] 775 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[2] 761 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/stickyBusyReg_6_i_o4_RNILEL21 421 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv_RNO[39] 951 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_a3_0_0[2] 849 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[15] 662 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_2_sqmuxa_4 875 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[25] 650 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[81] 631 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_265 649 150
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_i_o3 951 75
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[18] 475 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[10] 624 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[10] 637 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_20 640 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_588[2] 670 75
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[9] 498 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_221_0_state_9_iv[1] 602 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_14 481 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q 453 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[8] 538 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[16] 1077 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI8MHQH_1 635 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[51] 983 145
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[42] 1012 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[6] 542 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[53] 786 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[5] 536 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[5] 744 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_GEN_22_3_2 531 135
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_0_i_o3 916 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[50] 604 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[17] 480 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[7] 669 160
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[11] 933 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_8[2] 390 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d[3] 444 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST4/U0 519 132
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[8] 946 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[3] 1012 130
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0[4] 418 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[29] 699 132
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[31] 457 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2] 792 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[16] 623 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_7 542 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1287 643 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d126 901 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[19] 667 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[3] 936 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa_i_0 362 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/ram[0][4] 595 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[15] 635 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[1] 568 49
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[15] 423 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorBusy_i_o2 510 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_beatCnt_d_1_sqmuxa_1_i_a2_1 817 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram3_[0] 793 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[56] 466 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_3 599 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[1] 517 124
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_2 433 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[58] 752 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[16] 1004 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[15] 1027 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[7] 543 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_5_1_RNI99CS[1] 406 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBError 820 100
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[2] 904 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[22] 675 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_RNIQMKQ_5[10] 868 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_GEN_212_0_sqmuxa_1 470 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST1/U0 276 138
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HSIZE_d[0] 499 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.awe1 569 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[56] 890 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_hit_state_state_2_RNO[1] 610 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[30] 646 160
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIHFFA1[2] 508 99
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK 397 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe6 745 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[6] 758 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[14] 550 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[0] 741 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[51] 956 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[31] 734 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_48[6] 592 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIPIPL_2[10] 754 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[48] 948 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[45] 781 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[3] 628 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[35] 497 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[47] 935 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[5] 558 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[18] 841 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[2] 735 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_6[1] 600 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 540 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[6] 997 133
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_m_i_a2 840 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[62] 545 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 682 160
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[39] 457 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIRAEKB1[1] 1020 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_source[0][2] 649 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_763 331 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[11] 645 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1276 422 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[1] 921 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[17] 689 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/grantIsUncached_tz 661 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[18] 947 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNII6QH2[13] 538 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[26] 671 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[85] 745 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[20] 537 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram0_[4] 560 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_cause_4_i_a2[1] 610 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[37] 790 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram4_[0] 763 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[59] 540 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_d32_1_sqmuxa_i_0_0_0 423 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[22] 459 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[22] 557 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][52] 618 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST3/U0 830 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[54] 750 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_14_i_0_0_0_a2_0 445 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[29] 730 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_433 919 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_414 755 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[9] 472 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[28] 688 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user[1] 523 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[18] 893 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[24] 1027 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[3] 996 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI2RSR[2] 1002 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI20IS[19] 734 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIO5VU[58] 949 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_12_RNO_0 635 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST2/U0 476 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[8] 1020 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[45] 780 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[41] 896 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_x2 898 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[27] 601 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[5] 793 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_0[6] 564 58
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_2 456 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLWrDataVal_1[18] 446 60
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HADDR[2] 846 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1 624 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[4] 604 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[59] 1007 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_WSTRB_0_sqmuxa 711 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_2 541 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1_[8] 566 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_441_2_RNINBRF1 638 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[13] 568 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIS6OJ[11] 698 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_2_i_0[16] 900 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_a3_0_1[2] 853 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO_2 629 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[7] 612 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[2] 446 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_csr[2] 531 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/U0 326 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[38] 973 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[16] 545 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[1] 1052 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[7] 672 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa 792 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_1[0] 511 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[7] 570 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f0_0_o3[3] 575 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[56] 842 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[24] 650 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_929 421 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIBL9P[54] 553 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[51] 444 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_wb_hazard 530 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AWREADYOut_0 775 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_359 593 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/ipi_0_RNO_0 495 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVEJPB1[1] 778 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[17] 569 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[41] 877 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[22] 655 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[0] 895 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST1/U0 629 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[20] 597 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_GEN_31[0] 625 87
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRUPD 409 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[58] 982 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[0] 698 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_138 724 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST1/U0 886 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36_7[6] 532 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[10] 1038 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[14] 712 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[1] 1051 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[19] 460 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[9] 908 142
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[21] 441 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[3] 557 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[33] 492 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIG1B7R2[0] 930 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/RRESP[1] 938 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[25] 465 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[6] 758 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[22] 611 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[3] 651 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_3[6] 564 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_3[4] 387 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_23 490 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_17 494 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[15] 532 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_strb[3] 718 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt[2] 463 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[5] 710 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[6] 512 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[23] 694 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_9 569 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNI2BTE1[9] 497 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_0_RNIGIFP 600 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[3] 501 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[52] 865 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21[2] 606 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[43] 402 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[36] 931 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[56] 816 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[10] 564 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[7] 744 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[4] 604 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[4] 760 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495_1_0[0] 504 186
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTOOII[1] 961 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[34] 450 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[32] 1023 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI9OCV[14] 673 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[30] 565 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_2[0] 697 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg_RNI69801[3] 785 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_2_sqmuxa_0 924 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[10] 1055 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q 421 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[24] 1062 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_81 333 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[11] 1025 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[10] 573 201
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK 396 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[36] 779 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[55] 1069 142
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK 396 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[2] 791 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][16] 725 88
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_0_sqmuxa_0_a3 876 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[4] 467 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_706[3] 704 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[51] 600 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[18] 484 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[10] 1089 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[53] 742 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI6KHQH_1 537 36
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK 388 51
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[2] 989 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa 372 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[4] 493 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a4[1] 460 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe6 784 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_valid_d 551 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[25] 590 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[10] 542 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_191 659 132
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_19 925 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616_7_0[8] 699 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[22] 550 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/_T_31 700 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/un2_m3_0_a2_1 550 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[29] 534 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 662 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[7] 554 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[33] 493 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST3/U0 1003 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[6] 749 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[3] 780 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[0] 829 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[4] 369 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[9] 539 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[10] 948 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[21] 569 168
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[8] 958 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/U0 384 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d[31] 536 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[9] 858 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode_Z[1] 524 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[24] 460 180
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[26] 945 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[23] 700 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m31_0_a3 575 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIKT2S[3] 679 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[27] 685 84
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0_a2_2_1[1] 816 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[5] 808 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[62] 860 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[11] 432 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15_3[5] 558 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[12] 789 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[14] 632 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1404 248 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[22] 732 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[29] 953 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[2] 604 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40[0] 546 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_cnt[4] 726 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[20] 596 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIIHHO1_4[3] 644 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_327 555 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_1_sqmuxa_3_i_a2_RNO_0 421 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5] 599 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[1] 518 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[21] 644 184
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK 410 36
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK 403 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a2_1 541 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[7] 537 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[22] 621 181
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_RNIE79I[3] 889 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_867 904 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIGPQU[36] 937 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[5] 549 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[16] 570 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_67_5 699 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[21] 598 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[8] 494 115
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[24] 962 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_127 696 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[29] 475 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[0] 567 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/un2__T_1574_0 696 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 622 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[27] 531 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[34] 792 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1476[2] 708 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[55] 1079 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[11] 638 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[22] 648 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[26] 677 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[4] 925 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIRM8H[8] 633 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[26] 615 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[5] 525 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/un1_value_1_2 613 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[2] 785 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[2] 648 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0[2] 625 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 701 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_420 1014 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_700_0 529 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[19] 481 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[22] 527 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[24] 666 207
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[15] 959 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_142 593 195
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[24] 351 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_error_0.SystemBus_slave_TLBuffer.Queue_5.ram_error_ram0_[0] 666 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_468 734 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[15] 780 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[2] 798 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/completer_0_4_2 588 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[8] 698 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI2FEK[11] 528 153
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_106_i_0_o2_1 414 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[9] 459 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_10_RNO_0 651 72
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[18] 974 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[4] 469 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_280_3_sqmuxa_2_a3_0_1_0_RNIC3KG4 516 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[49] 961 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNINMSM[20] 626 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0][4] 747 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_41[1] 672 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[24] 468 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[19] 750 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[23] 537 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[55] 972 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[87] 752 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_23_6_0_0_0 482 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[15] 483 159
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[23] 935 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_8_0_0[0] 747 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[59] 1013 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[49] 816 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_o2[0] 612 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1173 891 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][57] 740 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_5[6] 680 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[9] 552 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[8] 783 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[16] 1064 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full 744 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[8] 705 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[71] 778 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ARREADYOut_0 500 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[40] 423 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO 744 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/io_resp_bits_data[27] 481 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[49] 851 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[78] 779 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[7] 620 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST4/U0 445 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[28] 667 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[47] 938 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_16_RNO 498 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrEn 525 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_beatCnt_d_1_sqmuxa_1_i_a2_3 865 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[29] 456 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[55] 777 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_758_0_0_0 600 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[5] 402 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByte_1_0_iv_0[4] 518 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[30] 913 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[27] 469 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[31] 506 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/U0 548 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_106 592 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_9[2] 560 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST3/U0 854 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[3] 772 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[18] 720 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[6] 366 123
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[4] 938 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[58] 458 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 748 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_0_0_1[0] 399 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_6 394 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[15] 553 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_466 253 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[2] 1003 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[2] 596 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753_7[1] 592 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[4] 509 109
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[43] 801 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_size[2] 554 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[26] 633 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[5] 533 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_179[21] 462 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_550 1023 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[24] 486 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m224 738 105
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[0] 919 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/U0 454 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[26] 518 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[17] 574 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2139_7 673 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[11] 491 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[11] 562 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 652 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[0] 454 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/ram[0][3] 572 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_o2[8] 466 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] 573 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1746[0] 589 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1236 373 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[48] 819 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[34] 614 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[11] 939 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO_0 548 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_16[21] 684 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg[54] 370 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[25] 548 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tl_out_a_bits_param_i_a2_0[0] 589 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 745 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_opcode[0] 603 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[3] 611 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIABK86[7] 480 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[26] 1041 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[30] 548 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[6] 568 31
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_5 444 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[28] 673 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI8AC71_0[26] 530 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_2_d_ready_0 505 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 618 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[2] 708 112
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7_d1_0_a2_4 470 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[56] 603 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_5/maybe_full 609 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[28] 617 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[1] 602 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[11] 649 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[47] 815 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[57] 467 184
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_m[0] 788 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_ctrl_csr[2] 561 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[21] 435 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[6] 451 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[15] 540 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[18] 766 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[13] 604 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_0_0[0] 398 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_49[3] 604 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNIFGHR[8] 565 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[14] 738 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[55] 1067 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[75] 751 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[31] 626 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[23] 648 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[15] 480 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_64_4 546 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[3] 494 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[3] 715 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[4] 591 58
set_location CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 916 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27[5] 696 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[2] 788 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[11] 624 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[6] 782 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_892[78] 529 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1423 686 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKE7AT2[0] 962 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[7] 663 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[7] 642 180
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[16] 916 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[0] 964 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[40] 887 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[26] 562 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_685_3 504 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[1] 1008 148
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_294[1] 613 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[6] 726 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_0_0[0] 350 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[0] 528 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ram_resp_ram1_[2] 555 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[24] 504 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[9] 557 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 723 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[14] 988 121
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState_ns_i_i[1] 870 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 806 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[18] 632 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_0_sqmuxa 892 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[10] 761 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[22] 645 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[3] 567 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[26] 540 70
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_o2_0[2] 624 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[16] 740 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[7] 723 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[4] 955 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_replay 557 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[52] 881 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][22] 535 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_377_4_2001_0 627 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_358 397 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[10] 1046 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[2] 771 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[25] 455 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[98] 784 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNILOHU[23] 562 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[19] 564 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[18] 664 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[2] 625 186
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_1[4] 982 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[25] 686 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/cached_grant_wait_RNO 616 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[19] 634 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_851 649 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[59] 1004 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_266 253 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[16] 557 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[1] 728 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m48_0_a3 492 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 1044 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[11] 399 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIM8JJ[12] 649 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAUNAR2[2] 891 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1378 443 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1583 519 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[2] 803 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[17] 456 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[8] 633 166
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[11] 967 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[10] 995 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore1_cmd[3] 715 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_31_0 527 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0__RNI9HGE1[0] 833 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 702 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[26] 541 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][51] 734 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[1] 517 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_size[2] 593 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[7] 745 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[30] 648 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HSIZEInt_d_2_sqmuxa_i_o2_RNIHRKJ2 408 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_801[44] 670 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[30] 636 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[40] 922 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8] 604 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[46] 1051 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[10] 1015 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_329 695 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[4] 662 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2[22] 636 48
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_7 1019 42
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/PREGATEDHADDR[29] 481 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[5] 513 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_617 876 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[7] 616 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIH525I_7 624 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI0Q4IR2[2] 941 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[4] 613 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[28] 674 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[15] 656 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 624 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 557 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIKGICT2[2] 1034 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedInFlight_0 613 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[14] 753 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIO8BG[0] 676 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[17] 1033 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[41] 888 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[55] 1035 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[27] 572 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2352_0 672 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51_7_i_m2_i_m2[5] 702 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[42] 1072 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_RNO[1] 771 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[76] 598 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNIEB5P 528 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1155_0_a2 493 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[25] 528 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13_3_RNO[6] 603 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI69PCT2[2] 756 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[54] 738 81
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[4] 832 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_681_1.SUM[2] 729 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[10] 617 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[26] 749 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[60] 806 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[10] 492 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[3] 767 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddr[4] 631 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/maybe_full 602 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[22] 626 193
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[0] 911 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_xcpt_ae_inst_4 566 201
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0] 1018 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[1] 709 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_22 634 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIT41GH 550 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[19] 656 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_13[2] 559 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[7] 1043 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1089 637 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[5] 600 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292[9] 633 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1502[10] 707 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_1[15] 731 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/reg_RW0_addr_0[5] 642 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[5] 662 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[6] 764 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI1V6N[29] 686 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[16] 602 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[53] 602 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[8] 493 165
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_334 480 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISS0EV2[2] 985 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[45] 795 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_729 956 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[12] 703 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[54] 810 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[19] 644 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[0] 659 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[4] 611 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_956_RNO 505 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[58] 936 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[13] 1079 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[19] 567 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[46] 1043 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[7] 761 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[36] 501 81
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[13] 829 88
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK 432 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[11] 504 42
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d45_0_a3 887 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[13] 611 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[26] 563 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[1] 702 34
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO[4] 509 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[51] 748 181
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[14] 840 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[18] 632 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 626 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1526 816 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[7] 697 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[64] 685 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[5] 613 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram2_[51] 920 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[10] 677 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2_2[31] 553 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_Z[1] 470 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI4RAE[0] 655 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[16] 598 135
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_12_1 535 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3_7_i_m2[3] 657 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1_s2_uncached_1_i_0_0_o3_RNI4P3M 588 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_13_1 541 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_RNO[7] 676 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST3/U0 806 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[0] 1032 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[15] 714 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[11] 624 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_678 612 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[9] 638 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[7] 658 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[23] 677 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_62 802 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_674 806 117
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1 1004 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[19] 717 48
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[49] 735 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[20] 491 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[24] 683 198
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[16] 937 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIV3DE 961 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause[1] 600 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[0] 570 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[3] 637 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIK3DA1_1[2] 646 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_115 336 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_valid 626 157
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[57] 777 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/U0 606 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[116] 779 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[62] 788 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_27_7_i_m2[0] 648 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_o2_1_RNI59N982[23] 630 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[5] 859 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[11] 718 202
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[29] 420 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[7] 804 124
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[5] 870 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1_[0] 714 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0[58] 452 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1515 240 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[1] 528 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushed_0_sqmuxa 669 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_data[2] 569 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/auto_out_a_bits_mask[5] 671 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[0] 700 181
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[0] 802 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_669_1.CO2 608 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[26] 559 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[6] 458 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_492 696 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState[5] 481 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[10] 570 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[6] 1009 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[0] 689 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_28_Z[1] 543 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[6] 1076 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_2[1] 852 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[28] 757 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[7] 737 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST2/U0 252 138
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count14 522 99
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[24] 956 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1133 456 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_20 480 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1096[29] 731 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[53] 757 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[9] 538 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[9] 636 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[8] 787 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[2] 542 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_1_RNO_0 697 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[27] 536 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41[1] 553 31
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[56] 1049 96
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[4] 468 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[5] 496 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[47] 732 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI4L8ET2[2] 942 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST4/U0 1007 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[29] 648 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[6] 609 87
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[10] 944 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[8] 512 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/RRESPOut9 547 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[2] 614 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[9] 480 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[26] 679 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc[9] 741 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2228_NE_1 498 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/U0 515 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_4[30] 673 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[55] 759 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[0] 528 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[0] 1022 109
set_location CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 922 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[22] 465 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[15] 641 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[41] 1018 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIQV9I[12] 723 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[77] 774 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_d_i_0[0] 870 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[8] 424 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_T_1417_0 554 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[44] 414 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_1_1[4] 506 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO 546 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[15] 609 207
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_72 1035 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNI9DF51[21] 661 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[2] 553 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[20] 632 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[58] 991 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_RNIR6E06_3[1] 538 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full_RNO_0 622 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[12] 441 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR2_6 530 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[11] 992 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55[1] 700 34
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK 391 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_19 512 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc[28] 668 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[30] 538 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[50] 526 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_65_0_I_10 588 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNILPOM5[20] 505 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[26] 485 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[0] 496 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[32] 788 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_1 557 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[3] 646 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST1/U0 775 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa_2_i_a2 482 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_622_4_0 651 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[1] 634 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0_RNIKS0Q6 644 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[26] 572 183
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[14] 504 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[11] 655 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[30] 625 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[9] 902 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_strb[0][0] 698 100
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[15] 865 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[37] 399 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34_7_i_m2[3] 661 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[19] 435 132
set_location CoreTimer_0_inst_0/CoreTimer_0_0/CountPulse_RNI7OV51 903 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[14] 996 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_885[5] 631 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[25] 589 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[16] 544 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[11] 990 142
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[14] 481 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[44] 915 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_768 879 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_130_0_a2 445 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[18] 731 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[2] 723 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1 718 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNIRVCE 985 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0]_RNO[2] 531 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_868 507 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_coh_state_RNO[0] 623 168
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[5] 980 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_15[1] 557 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2258_0 533 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[4] 1022 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_RNO[1] 869 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d_3_sqmuxa_i_a2_i_i_0 436 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_735 168 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[40] 918 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/ram_param.awe0 672 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin[8] 533 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_935_0 513 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[6] 542 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_520 252 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[31] 645 129
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_RNO[16] 349 117
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK 394 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNINI4N[15] 642 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_0[9] 653 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_778 518 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_2 470 81
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[44] 792 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[12] 575 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIFC6N[20] 636 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_address_RNIV6LD2[4] 552 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/_T_885_0[5] 624 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[20] 670 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[30] 550 85
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_638 421 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/un1__T_1658.ALTB[0] 663 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[56] 886 145
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_o2_1[8] 434 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[20] 470 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[1] 398 181
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HWDATA_0_a3[18] 564 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_608_0 646 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[2] 520 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[22] 481 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[1] 661 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[18] 741 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[37] 491 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_a4_0[1] 836 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[0] 647 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[23] 688 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[23] 680 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16_1[0] 481 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14[6] 663 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[4] 457 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_RNIK3DA1[2] 660 72
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[13] 453 103
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_1[2] 991 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7[3] 730 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0]_RNO[3] 506 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_ss0 481 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[40] 896 124
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[15] 956 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_0 564 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIC5TR[7] 937 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO_0 614 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[54] 895 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[35] 394 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[5] 596 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_401 610 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][46] 736 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[12] 658 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[25] 513 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m0_0_0 800 114
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5[7] 976 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[9] 637 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_428 542 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe2 835 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[23] 726 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[3] 597 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_458 482 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_iv_15_1[5] 553 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/add 713 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[9] 608 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_19 718 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_469 593 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[44] 440 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[19] 668 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[40] 976 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[22] 552 211
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_0_1[32] 924 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[41] 893 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[5] 556 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr[7] 679 205
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST1/U0 696 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_783[30] 588 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_GEN_60_u_0_0 503 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI6ECI[27] 745 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[62] 639 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_49 510 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_95 796 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_7[5] 562 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLWrDataVal_1[17] 445 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIPTNO2[12] 688 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[0] 822 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1_7_i_m2[7] 555 30
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[1] 939 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[50] 828 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[28] 724 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value[2] 790 118
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_0[5] 981 78
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[20] 969 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_618_1_7 706 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[2] 747 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HSIZEInt_d63_i_0_a2_0 496 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s1_pc[21] 716 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[8] 526 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_940[3] 618 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][13] 638 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[17] 480 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNII8HA6 493 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89305_1_0 602 51
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_6_sqmuxa_1_0_a3_1 901 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[18] 571 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNO_2 544 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[37] 858 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_12[2] 613 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[20] 645 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_d_1_sqmuxa 891 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[42] 508 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[3] 602 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[20] 646 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[1] 1051 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[21] 533 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/maybe_full 680 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[8] 505 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52[3] 594 52
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[6] 542 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_5_sqmuxa_i 489 45
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_1[3] 988 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_328 495 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2[24] 411 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q 435 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][15] 551 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[18] 625 160
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[22] 870 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/_T_266_7[3] 616 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIM0JO[25] 661 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[30] 680 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_639_RNO[1] 708 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[54] 588 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[2] 810 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc_4[22] 639 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[4] 694 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready 444 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[20] 535 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[3] 702 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[10] 540 180
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[28] 1048 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[11] 530 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[22] 655 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_4_0_o2_0 492 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIOP2P42[1] 931 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[56] 850 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[10] 940 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[25] 1049 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[1] 466 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[5] 481 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7_7_i_m2[5] 680 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[41] 507 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1732[1] 565 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[52] 864 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[14] 698 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[60] 885 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[6] 720 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_csr[1] 532 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_ram_ram0_[1] 571 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[2] 825 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[1] 615 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[30] 624 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[4] 916 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[3] 720 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_7_i_0_0 841 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[5] 399 127
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[15] 426 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[7] 697 33
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[2] 940 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[39] 992 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[2] 798 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_25_7_i_m2[1] 612 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/addrOffset_i_o5[1] 602 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[53] 695 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[122] 784 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[4] 529 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[59] 1070 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[19] 655 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[47] 660 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[3] 724 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172_7[0] 520 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[13] 726 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/_T_28_NE_0 824 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[5] 600 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[4] 721 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[40] 1007 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[5] 628 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[45] 984 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram4_[53] 710 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST1/U0 812 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q 433 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST4/U0 758 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_635 523 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[10] 568 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[2] 608 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[18] 805 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_19[20] 517 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][0] 566 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_288 662 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[18] 436 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[23] 723 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[21] 1081 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[22] 466 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[15] 605 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[11] 617 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[20] 636 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[4] 756 79
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[17] 934 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[58] 988 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[8] 895 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[12] 1011 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_174_7_0[7] 729 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/RID[0] 521 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_563_1[2] 708 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/maybe_full_RNO_1 562 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/_T_1414 460 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 544 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0] 629 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[50] 831 145
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK 409 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[60] 713 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_1 632 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_flush_valid_pre_tag_ecc 613 169
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_10_sqmuxa_1_i 912 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[57] 618 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[5] 671 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37_7_i_m2[3] 610 30
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2[48] 410 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[1] 697 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[10] 766 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIBUCL[17] 685 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][4] 666 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_814 685 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[0] 665 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[21] 1020 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI131P[13] 572 126
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_2[0] 902 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNIEEF3F[0] 414 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[4] 978 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22] 479 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data_4[25] 542 210
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[28] 790 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[1] 884 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_pc[20] 632 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[19] 847 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIEJDO2[21] 493 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[37] 845 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[4] 631 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_535_1_RNI2SI02 638 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[12] 510 177
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST3/U0 757 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/auto_out_a_bits_mask_f1_cZ[1] 564 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[8] 697 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[17] 968 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/stickyBusyReg_6_i_o4 429 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[31] 712 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_9_ldmx 658 63
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_RNI96O6[0] 420 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[0] 617 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIV93EB1[1] 1033 123
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrData_4_sqmuxa_RNIAP51V 434 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][34] 601 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/uncachedReqs_0_addr[1] 593 172
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HWDATA_1_sqmuxa_0_0_1_o2 466 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/m7_2_03_i 471 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[24] 468 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[3] 690 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq_0 743 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[28] 542 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_25348_1_0 524 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size[0][1] 575 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_878[2] 565 153
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[3] 1006 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[14] 506 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[22] 685 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[63] 448 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_303_6_i_m2[5] 677 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[19] 805 79
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_iv[54] 370 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[23] 470 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1429 722 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[28] 396 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[16] 675 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[2] 786 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut[1] 656 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i[13] 648 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[1] 555 46
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_233 434 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[20] 395 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[28] 719 85
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count_RNO[2] 521 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNI1MEL[21] 643 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI08CBR2[2] 986 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][8] 629 70
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[24] 479 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[4] 721 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[22] 460 189
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIR4BC1[2] 505 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[31] 566 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_403 690 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_a2_0_1 900 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIDT4H[5] 688 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[36] 925 133
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[28] 966 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_1[0] 556 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0[0] 624 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/in1_xor_in2[0] 516 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_243 601 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_626_0 650 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[54] 812 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[15] 607 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[38] 961 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[48] 833 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q 448 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1482[1] 777 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[28] 694 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_source[0] 742 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[1] 684 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3_1[53] 970 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[31] 512 72
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[15] 528 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_614 649 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[57] 588 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[3] 758 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9] 503 43
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram5_[1] 970 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO 493 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[16] 542 100
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[12] 860 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/auto_in_d_bits_data[29] 655 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[53] 600 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[19] 876 136
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15 448 25
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[16] 630 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[2] 787 106
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[26] 978 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[59] 1000 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_rdFIFOWrAddr_1.CO1 455 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST2/U0 285 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[4] 720 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[2] 557 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[53] 792 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_595 684 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/empty 619 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35[2] 690 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_aw_ready 698 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[3] 494 171
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[10] 928 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/ram[0]_RNO[1] 505 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_740_0 702 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m3_i_a3_RNO 372 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][58] 658 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/pstore2_addr[5] 711 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_164 703 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[38] 999 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0] 553 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[37] 407 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[36] 935 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[23] 686 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[40] 933 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/saved_source_Z[0] 556 76
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[26] 929 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIDC2V[11] 667 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_1 703 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[21] 469 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[1] 1016 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[11] 554 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_2 590 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d_5_sqmuxa_1_i_i_a3_i 829 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[1] 511 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1143 396 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_2_0_3 611 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[8] 478 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0_AND_INST1/U0 591 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[25] 516 156
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[6] 548 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value[1] 824 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0]_RNIDNSK[10] 612 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[60] 982 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q 433 55
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_1_sqmuxa_i 867 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[15] 661 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST3/U0 500 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[21] 674 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[5] 606 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv[6] 424 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[5] 515 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0__RNIQABG[1] 688 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_cause[2] 602 187
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[8] 544 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q 455 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[19] 481 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_4 387 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[18] 666 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[17] 701 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[11] 725 154
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_o2_1_0[0] 465 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[21] 508 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[5] 986 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIAJNJV1[1] 853 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[3] 732 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIVSNR6[4] 505 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_RNI8NJD1[2] 810 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0] 569 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1507 783 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[8] 916 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[52] 866 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[24] 541 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST4/U0 590 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[24] 724 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_rs_1[7] 538 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_590_2_0 647 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_1[22] 638 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_r 617 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_2_7_i_m2[1] 717 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q 457 55
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SDATASELInt[12] 486 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_3[5] 588 138
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[37] 793 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEJBR12[1] 903 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_55 803 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_in_a_ready_0 541 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2181 489 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[29] 953 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[3] 591 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/conditioned_WSTRB_0_sqmuxa_RNIUF5S 710 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[5] 863 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[24] 786 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[6] 996 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_744_1.SUM_1[3] 571 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[6] 996 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[2] 674 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[6] 518 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[56] 845 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[34] 760 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[4] 522 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[5] 864 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO 612 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[52] 886 133
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/HREADYOUT_4_0_0_0 874 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_17_6_0_421_i_m4 492 42
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[13] 964 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_622_2_0 650 183
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[5] 994 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[9] 861 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_280 659 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2380[43] 667 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_700_10 528 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[11] 746 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_misa[0] 708 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[5] 574 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[3] 558 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[9] 631 79
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[26] 478 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[48] 536 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[1] 554 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1121 859 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 730 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[8] 524 78
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[33] 769 85
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[6] 943 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[31] 787 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_9 505 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2[0] 561 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIFHD51[15] 643 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_1315 511 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[8] 649 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[23] 457 198
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[20] 964 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0[3] 524 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/RRESPOut_1_sqmuxa_0_a2 474 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNISCOFQ2[2] 752 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[31] 547 207
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_RNIHI8G3[1] 816 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[8] 703 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[25] 616 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[7] 572 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[1] 1030 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/IDReg_d[1] 734 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[50] 481 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_590_i_0[80] 637 135
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[27] 954 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause[2] 679 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[48] 806 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIONJS[23] 740 156
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramcurr_state_ns_1_0_.m8_0_a2_0 528 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[11] 551 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[58] 963 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_4[1] 695 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[43] 836 139
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[13] 487 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv_RNO[26] 1044 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO[30] 537 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[2] 478 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[1] 533 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[19] 555 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[7] 588 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[66] 641 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[22] 548 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[57] 1051 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[7] 722 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1493 1008 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[28] 681 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1413 456 87
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB 408 12
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[20] 468 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[15] 852 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[23] 599 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[10] 553 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_d_bits_size[2] 724 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89353_1 600 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[62] 637 159
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_463 248 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1[6] 767 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_1 629 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNICGQH[6] 662 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[32] 686 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2253_0 480 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[1] 778 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[4] 662 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[1] 747 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[62] 451 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/system_insn 546 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[16] 537 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[2] 754 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[18] 638 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[7] 716 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[56] 455 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.awe0 563 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[10] 667 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[12] 613 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[25] 601 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[21] 591 63
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1348 657 45
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_a2_1[2] 394 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIV01P[12] 456 132
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PrdataNext_1_0_iv[9] 934 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[3] 640 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data_10_0 624 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[24] 1052 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_lm_0[6] 631 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_i_0[2] 673 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[2] 800 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d13 409 108
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_wrFIFORdAddr_d_0_sqmuxa_1_1 413 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[53] 791 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1209 396 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[1] 487 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[11] 957 151
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2[1] 385 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0_o2_1[0] 462 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_797 978 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNIGREI[24] 717 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[21] 662 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[13] 645 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_748_1 672 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[24] 544 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/auto_out_3_a_valid_s 646 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[31] 492 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_4 854 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST1/U0 840 123
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[40] 798 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_14_7_i_m2[1] 660 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[29] 950 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[25] 419 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[0] 651 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2177_RNO_10 492 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23_7_i_m2[1] 702 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17] 462 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram2_[33] 720 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIFGJBD1[1] 816 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q 420 55
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i_a4_i_i_a2_1 828 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[30] 1065 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_15_RNO 657 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[55] 1008 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[13] 553 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_1_1 511 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[53] 788 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrAddrReg[3] 541 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_5 492 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_168 1015 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[60] 713 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIF325I_1 541 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/doUncachedResp 598 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[5] 741 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[5] 665 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_3_sqmuxa_i 455 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_a0_0[6] 613 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_sqmuxa_1 905 102
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/count[3] 524 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full_RNO 859 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_22 397 55
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset[2] 601 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[3] 601 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[2] 535 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[15] 535 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[28] 690 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[12] 728 184
set_location CoreTimer_0_inst_0/CoreTimer_0_0/NextCountPulse_iv 897 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[15] 784 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_3[0] 574 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[3] 645 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[12] 600 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/_T_448_3_RNIP3BA1 535 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[9] 528 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/LENReg[2] 779 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[17] 524 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[36] 647 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[28] 669 201
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[7] 541 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_pc[25] 628 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_2142 549 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_0[2] 571 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst_RNI2IBP[9] 444 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_94 810 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[6] 683 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1422 614 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[6] 761 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[10] 1044 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_895 379 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[11] 550 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 608 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/do_enq_0 530 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[17] 1024 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[36] 930 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIERUU[53] 822 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_616[8] 699 139
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[1] 518 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/U0 464 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[21] 1091 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v_RNI8AC71_3[26] 529 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_15[29] 673 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[28] 703 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_664[1] 565 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/c_first_0_a2_0_RNIGVV23 619 156
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_65_i_0_a2 421 9
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[30] 936 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[14] 477 178
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[7] 984 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[25] 781 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIOCTJ[0] 714 81
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_0_o2 439 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_480_2 733 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[59] 744 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[0] 591 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[6] 748 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[28] 743 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/io_deq_bits_size[0] 520 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[10] 1055 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST2/U0 785 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[1] 1058 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[1] 1069 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[25] 509 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_3[2] 732 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.awe1 828 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4] 447 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[12] 972 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[5] 561 34
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset[1] 600 108
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[7] 1004 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0__RNIFRNQ[6] 751 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt[0] 461 100
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[28] 947 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_888[1] 511 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_26_6_0_0_0 499 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[1] 713 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1[10] 698 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[7] 743 154
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[5] 441 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[26] 1045 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICNDN12[1] 925 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_113 490 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST2/U0 730 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 642 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[15] 606 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/m46_0_a3 588 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[22] 734 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[26] 616 102
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SDATASELInt[2] 828 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[21] 643 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[8] 953 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[11] 1010 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[6] 626 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_36[6] 532 52
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1596 234 96
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_0_o2_12 397 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[53] 457 183
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1516 696 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST2/U0 991 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[15] 560 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[22] 756 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[16] 560 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[47] 434 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[39] 612 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[43] 637 112
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_currState_4_0_a2[3] 499 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[27] 612 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_5_sqmuxa_4 926 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[28] 534 118
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[25] 1037 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_v_2_RNO[2] 768 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNI6P61R2[0] 987 120
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1045 241 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_9[10] 624 36
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_currState_13_i_1_i_0_a0 396 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[28] 986 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[20] 662 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[10] 552 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNI12HR_0[1] 656 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[4] 779 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[12] 442 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[3] 499 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[28] 988 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_54_7_i_m2[4] 708 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNILIQM[10] 630 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[14] 764 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[21] 490 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[14] 708 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_0_i_m2_1_RNI64DI2[30] 708 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298_7[2] 602 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_RNO[3] 873 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[26] 669 199
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_3_0_a3 877 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[19] 866 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[38] 433 112
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[23] 961 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[0] 739 108
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/regHADDR_Z[10] 492 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[18] 745 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_8_sqmuxa_RNI0MBP 1032 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_40_7[7] 554 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1575 899 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[25] 733 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[6] 1075 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_1_data[26] 554 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNIC30S[25] 674 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNI5JHQH_0 543 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[11] 961 154
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_612 300 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[34] 785 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[84] 763 151
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_517 610 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24] 619 46
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_d_4_sqmuxa_1_i_o2_0_o2_0 417 99
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK 408 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_0[24] 564 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_333 874 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_28 853 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[18] 974 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[20] 486 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2192[23] 468 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_2 493 195
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/regHADDR[2] 822 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_b_bits_user_1[3] 566 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[29] 745 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1__RNIAVTJ[9] 716 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/s2_req_typ_11_i_m2[0] 595 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIF9UPB1[1] 961 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[17] 987 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[10] 743 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNI5INK[5] 561 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[27] 519 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[28] 629 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_cmd[3] 629 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[4] 620 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[16] 477 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[53] 432 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1479[4] 506 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_55_7_i_m2[1] 700 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[50] 589 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_4[10] 762 183
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK 385 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[4] 981 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488[0] 759 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[11] 536 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[58] 948 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[24] 618 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1000 851 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[22] 738 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_26 792 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[21] 463 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495_1[0] 511 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_source[2] 561 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_5[14] 605 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_671_0[17] 722 174
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/CUARTO1[0] 988 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_typ[0] 595 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[50] 874 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user[4] 731 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_16[14] 480 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_out_1_a_bits_mask[5] 696 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_replay_r 569 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_action 613 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[30] 592 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[9] 544 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[76] 680 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717_5[1] 592 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_8_i_a3_1_2 853 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[60] 550 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/_T_31 553 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1417 697 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[24] 689 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[18] 733 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/un1__GEN_3503_1_sqmuxa_0_i_i_a2_3 612 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_52_7[5] 565 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[49] 681 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[45] 941 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[2] 736 115
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[24] 1050 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[40] 790 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[24] 972 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[10] 612 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[18] 721 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_11[31] 641 30
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST4/U0 714 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[13] 488 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr[8] 638 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/U0 424 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_wen 614 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/un1_value_1_2 551 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[30] 682 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[25] 694 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[33] 625 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[14] 631 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[14] 601 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_22_RNO_0 630 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[57] 806 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[18] 469 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_3[3] 657 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][13] 613 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[31] 673 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987[0] 509 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[19] 1003 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20] 469 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_8[18] 682 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[3] 618 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[66] 715 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927[35] 554 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_20[5] 556 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2173 537 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel_ldmx[0] 465 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_17_7_i_m2[1] 562 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNICPGI[31] 655 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[17] 505 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[21] 702 54
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a2[3] 955 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_ns_0_0[5] 483 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIAPQM[21] 468 159
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/HRDATA_7[12] 489 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[6] 508 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_len[2] 744 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055_6[2] 555 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[7] 519 79
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/U0 283 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[4] 917 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_extra[0][7] 559 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[55] 1060 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[29] 505 165
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState_ns_0_o2_0[0] 835 102
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO0Il[6] 991 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last_ram1_[0] 815 124
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[1] 922 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d104_0_0 804 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[2] 603 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data_4[17] 553 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_pc[20] 636 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[9] 643 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_8/maybe_full_RNO 603 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0__RNI45BS[3] 885 105
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[1] 449 10
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1126 575 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[7] 727 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[27] 562 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[30] 641 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1540_i[0] 637 63
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg_5[3] 858 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/U0 396 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][3] 508 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/value[5] 539 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[30] 549 213
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[2] 488 196
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST3/U0 626 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[8] 1006 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[12] 912 133
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[15] 953 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram1__RNIBQCV[15] 677 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNICCC9T2[0] 966 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[15] 856 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_mem_cmd[1] 545 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/value 654 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[8] 921 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[20] 621 45
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1464 874 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[21] 439 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1[30] 516 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_3[12] 722 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrEn_0_sqmuxa_2 890 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_56 768 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[28] 538 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[16] 635 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[40] 421 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[43] 526 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2388_cZ[32] 591 126
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[24] 538 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[19] 444 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST2/U0 511 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/beatCnt[0] 469 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[67] 676 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[7] 740 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[15] 944 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO[2] 600 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/BIDOut_cZ[0] 558 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[24] 964 151
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[11] 809 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[2] 850 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[31] 669 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[11] 435 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_312_19_sqmuxa_2_o2 470 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_150 679 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_831[0] 512 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_232 744 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_2[3] 677 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[40] 720 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[37] 860 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[19] 569 207
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_4_0_RNO 517 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[0] 396 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_0_sqmuxa_0_a2 498 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[35] 717 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[54] 526 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[8] 625 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[21] 597 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[26] 684 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[23] 672 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_control_chain 632 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_608 696 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_63_2 517 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[46] 962 109
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_RNI40181 480 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_RNIG8I7[1] 433 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1973 549 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_10_0_m2[0] 718 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[123] 790 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[4] 623 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[5] 721 192
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_8_i_a3_1_1 886 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_0_i_0_0[0] 373 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[6] 418 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_11 538 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_0_i_x2 661 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[1] 655 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_41_7_i_m2[3] 552 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0__RNIKMOD[6] 693 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[59] 997 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[6] 535 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIHR9P[57] 492 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLNxt_hartsel[4] 470 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[17] 416 126
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv_1[2] 908 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST4/U0 814 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[35] 969 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIVCSV1[29] 516 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_7[10] 762 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[78] 589 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_5 630 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[61] 572 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[3] 674 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[50] 783 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[20] 817 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_3[0] 516 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_13[8] 759 186
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnext_1_1[5] 417 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[34] 780 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1853_1_sqmuxa_i 633 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[51] 489 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI99953[4] 528 150
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[31] 716 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/un1_value_1_2 709 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[13] 1022 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_234_54 784 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[3] 608 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[3] 1077 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[11] 547 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[7] 700 172
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[6] 765 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[12] 1019 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_12_482_i_0 670 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[20] 769 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/release_state_RNI19U84[5] 615 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0[14] 597 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[89] 679 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[60] 1030 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451[9] 634 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[54] 1039 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_16 504 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1521 398 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_index[0][5] 517 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[22] 642 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_2_03_1 765 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d[1] 722 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[9] 672 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[25] 444 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[37] 847 106
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a2[0] 672 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[56] 887 151
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/burst_count_reg[0] 520 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST1/U0 216 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[15] 708 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_deq 548 138
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[14] 954 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[7] 524 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[9] 872 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[15] 548 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14_RNO[24] 622 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[27] 783 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_2 900 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/da_bits_opcode_0_.m2 666 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_26_6_0_0 494 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[0] 595 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[28] 684 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_d_ready_c_RNIVS1M 604 75
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK 397 21
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[7] 699 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[8] 668 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[3] 624 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[17] 481 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_194 409 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[26] 1042 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[38] 482 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_6[10] 430 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[16] 554 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0_o2_i_a2_2_RNI04JLE[0] 381 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[56] 888 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2151[9] 475 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[56] 840 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 543 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_259 417 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_d[5] 807 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[24] 713 187
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0_RNI1BHG1[4] 549 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[59] 461 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[28] 504 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_1854_1_0[3] 601 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_RNIPSGU[19] 504 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[10] 1040 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[18] 678 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_inst[24] 594 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[9] 522 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[17] 749 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data[9] 701 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_31 619 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_25_0_0[0] 779 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[17] 471 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_12_Z[1] 559 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[0] 1052 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/N_80_i 604 159
set_location CoreTimer_0_inst_0/CoreTimer_0_0/DataOut_1_sqmuxa 902 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_525_2.SUM[0] 623 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[9] 594 79
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[7] 494 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_956 515 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[29] 645 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_i_1_RNIS0OO2[13] 694 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_8_i_0_0 882 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[22] 720 156
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg[32] 1017 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI4TSR[3] 936 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1598 516 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_281_iv_0_0_RNO 479 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1619 568 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_672 805 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[18] 851 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST1/U0 805 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_9[2] 600 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[13] 667 181
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[29] 464 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[27] 648 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[31] 723 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_0_cZ[5] 553 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[13] 1091 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[8] 750 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[6] 754 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_2[25] 530 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[23] 530 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[14] 816 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_5_sqmuxa_3 925 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_604 698 124
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[35] 1004 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_len[0][0] 589 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIID5FV1[1] 852 144
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_364 720 150
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_297 996 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[5] 556 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_34_RNO 434 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[29] 692 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44[7] 588 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_1[23] 550 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[61] 747 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1_1_1[11] 654 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_Z[1] 566 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[12] 477 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[16] 724 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_auto_in_a_bits_address_1_0_a0 454 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919[28] 594 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_i_a2[0] 792 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_d_i_o3_1[0] 872 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST3/U0 714 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/auto_out_a_valid 617 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[31] 651 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_br_taken 512 184
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[24] 943 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[14] 699 196
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[14] 987 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[31] 729 84
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[30] 789 91
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[31] 766 84
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1535 533 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/do_deq_1_0 717 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_8[27] 665 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/enables_0_2 632 70
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[5] 705 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[17] 699 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[23] 964 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_424 626 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[29] 597 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[8] 553 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIGQIO[22] 654 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_9 391 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/ctrlStateReg_ns_0_0_a2_0_1[1] 543 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un58_0_iv_RNO_1[1] 420 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIJLD51[17] 600 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[17] 1036 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_763[1] 574 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[55] 1026 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram6_[9] 946 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/io_deq_bits_data[26] 556 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[6] 677 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_12_1[3] 605 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[12] 564 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1495_1_1[2] 487 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[28] 984 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_10 780 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[52] 851 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[7] 719 115
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[15] 934 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[31] 672 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_wdata_1_m2[0] 719 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_waddr_1[1] 495 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/Queue_9/ram_awe0 609 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_valid 617 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIVQG31[6] 605 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[45] 411 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[38] 972 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[54] 752 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[74] 747 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0_1_1[7] 639 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1499 613 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[2] 799 127
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/U0 462 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[9] 654 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0__RNINGMS[0] 684 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/U0 347 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[52] 601 106
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[23] 961 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0_7[5] 574 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_31_m1[0] 753 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1527_1 703 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[20] 697 199
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_AHBErrorReg_d_0_sqmuxa_1_0 795 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractGeneratedMem_0_RNO[21] 614 45
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[52] 969 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[21] 588 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[7] 393 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[31] 749 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[19] 815 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[34] 1004 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[10] 730 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 565 103
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[34] 998 90
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK 408 21
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_22_1 549 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_1_0 407 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[44] 792 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 619 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[17] 655 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_23_1 534 129
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1607 372 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_196 493 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_2 571 24
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[17] 685 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_987_RNIVCFJ[2] 493 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q 432 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[6] 365 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12] 648 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53_7_i_m2[1] 633 33
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_2[49] 373 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIP4QV1[23] 492 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1852_2 569 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[20] 625 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[30] 634 160
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[5] 960 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/beatsDO_0_0_sqmuxa 589 72
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1128 708 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[0] 665 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[53] 457 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[26] 670 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[21] 638 208
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[6] 786 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[0] 527 142
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1528 886 60
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDR[14] 837 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[45] 1060 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_addr[5] 680 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[28] 650 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_114_1_sqmuxa 682 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[8] 754 103
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg[21] 520 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HWDATA_0_sqmuxa_6_i_a2_4 888 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram5_[53] 734 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[30] 594 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[63] 894 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[27] 531 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_v[17] 693 81
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/ahbcurr_state_ns_1_0_.m6_i_0 525 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2] 1030 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[15] 654 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_316 669 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2_3[13] 634 180
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_838 200 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2293_3 672 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[8] 801 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[11] 487 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last_ram6_[0] 751 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIHQ891[8] 540 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1__RNIBFF51[22] 660 87
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/BID[0] 774 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m221_1_1 776 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[18] 601 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[58] 638 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_10 392 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_10_RNO 480 156
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_5[39] 362 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[24] 483 54
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[0] 518 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data_4[21] 563 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_1631_2_sqmuxa_i_o3 636 63
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d[16] 977 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_21_7_i_m2[0] 593 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0_1[2] 530 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[13] 1020 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[52] 860 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[7] 588 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[27] 532 118
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[7] 1007 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10[9] 636 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg[10] 731 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/maxDevs_0_4[2] 706 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/reg_RW0_addr_0[0] 683 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[22] 742 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_298[0] 608 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_909 604 150
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt[19] 775 91
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST1/U0 396 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscCount[1] 614 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186_3 589 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[2] 708 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[63] 908 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[12] 660 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_1[47] 992 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dtmInfoChain/regs_15 408 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[13] 645 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[2] 647 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[25] 662 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1520 413 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIHRD67[23] 589 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[15] 853 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[4] 668 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[7] 697 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_23_6_0_0 490 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mie[3] 660 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2[0] 386 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[16] 969 96
set_location CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[31] 977 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_m3_i_a3_1 361 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[0] 991 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[20] 468 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[9] 690 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_opcode[2] 522 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_address[2] 523 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_3[2] 524 135
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_494 612 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_11_RNO 395 51
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[30] 818 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[25] 660 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[8] 888 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_641[20] 681 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0]_RNO[5] 533 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_0[6] 572 58
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[36] 396 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_0_0_o2_0[8] 451 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[21] 518 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[54] 588 105
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_668 265 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_309 695 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[7] 660 85
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_1_0 372 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_8[0] 471 195
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/U0 281 69
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK 388 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0__RNIF2DL[19] 691 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[1] 478 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[52] 756 85
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_5_tz 452 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[25] 537 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_cause[1] 603 187
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/RIDOut_cZ[1] 526 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[28] 752 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_4[10] 649 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[1] 487 168
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[16] 937 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNITU0P[11] 507 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[29] 651 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[47] 932 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[3] 722 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1191 219 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_13 513 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[27] 617 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1111 915 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/io_deq_bits_user[2] 697 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1__RNIS6JO[28] 680 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor_1_sqmuxa_i 465 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[16] 670 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[37] 637 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[18] 602 166
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[5] 546 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[12] 601 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1102[3] 549 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/beatCnt_d_i_o3[0] 866 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 850 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16[29] 564 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[27] 959 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1[5] 573 171
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_120 468 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[15] 645 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram7_[5] 816 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][61] 749 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[41] 952 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[25] 739 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_44_7[5] 553 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNIPIPL_1[10] 776 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_0[2] 612 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[37] 804 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[29] 542 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram1_[0] 636 109
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[3] 616 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/maybe_full_RNIVNFU 529 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[2] 688 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[1] 964 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_user[0][2] 698 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[13] 564 103
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1052 600 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_1_1[6] 474 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_lut_RNO[2] 634 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_cmd[1] 628 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram4_[41] 812 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_2[1] 589 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIA29OR2[2] 924 144
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[8] 1031 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_0[0] 732 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[17] 1021 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[23] 709 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_55 870 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_currState_4_0_a2[3] 769 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[4] 924 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushed 614 160
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/U0 683 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_1[4] 559 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIG425I_0 599 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2372_cZ[31] 781 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_i_a5_0[0] 800 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[18] 677 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_51[2] 703 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_833[2] 506 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_0 398 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[24] 717 189
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[7] 942 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram3_[18] 892 157
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[18] 957 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_RNO[79] 760 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[12] 641 97
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[17] 970 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[49] 794 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39] 485 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[42] 525 64
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1200 552 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[16] 516 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1[0] 529 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un55_i_o2_i_o3 869 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_93_2_RNO_3 504 150
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_1[0] 975 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_Z[7] 620 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[10] 1057 118
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_HADDRInt_d13 408 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST4/U0 869 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[27] 667 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNITPRB2[6] 658 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[60] 760 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[9] 988 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q 465 55
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_455 470 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[62] 1021 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[26] 778 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_23[6] 704 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_opcode[1] 516 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[44] 781 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[20] 633 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[17] 632 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[5] 696 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST2/U0 611 90
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0_1[9] 751 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.awe2 760 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[9] 738 193
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_13 528 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_6[7] 665 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[54] 699 145
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_o3[2] 416 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[47] 815 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ex_reg_rs_msb_0_6[17] 534 174
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState[14] 451 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_603 700 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f0[1] 432 102
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[27] 612 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[12] 956 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_2_0[32] 936 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_1[40] 408 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/auto_in_d_bits_data_0_iv_0_0[1] 624 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr[7] 683 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/saved_source_Z[2] 552 76
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tckgo_10_iv 434 12
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK 396 21
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/latchAddr_i 873 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[20] 647 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[56] 892 145
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK 385 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram1_[7] 718 91
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_0[12] 421 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[31] 591 208
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_400 198 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_28_RNO 460 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_26[4] 712 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[13] 648 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_665 613 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_38_7_i_m2[1] 722 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[13] 753 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/un1_value_4 675 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[51] 491 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_18 671 70
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_229 397 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14] 738 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIA3TR[6] 997 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[12] 691 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[8] 932 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/m0_0_03_3_0 516 153
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_696 408 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[14] 664 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1337[79] 600 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[2] 725 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[4] 772 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[12] 551 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_1[22] 483 172
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST3/U0 383 117
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[4] 384 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_6_RNO 505 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_958 624 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591[31] 746 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/auto_in_a_ready 684 108
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1027 716 141
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIT6BC1[2] 512 102
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_199 479 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[7] 697 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[19] 486 78
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI01 996 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[10] 1045 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[8] 682 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/do_deq 778 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_1 888 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_10_RNO[15] 623 51
set_location PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT_1 577 5
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 607 115
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_3_0 417 6
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[22] 677 190
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d125_i_0 393 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[18] 732 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI0PSR[1] 1008 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[36] 923 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[8] 674 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1717[0] 591 76
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/SADDRSEL_0_a2[7] 473 105
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/CoreAHBL_0_AHBmslave8_HREADY_i 520 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[15] 942 136
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1 2450 164
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[15] 960 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_598 604 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[24] 716 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753_7[4] 729 159
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_1 408 3
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[29] 514 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/q 445 58
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1159 423 60
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTl1OI_5_1_0[6] 974 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_6[4] 650 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_o2[0] 620 33
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Count[19] 938 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13[0] 588 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[25] 693 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[3] 641 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_34[4] 723 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_data_RNIGQD67[22] 588 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6[10] 515 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata[5] 720 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[26] 762 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_11[4] 696 34
set_location CoreTimer_1_inst_0/CoreTimer_1_0/DataOut_2_sqmuxa_0_a2_0 903 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[5] 808 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[19] 868 136
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/U0 386 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[13] 718 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_b_bits_user_1[4] 701 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.awe7 744 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[1] 390 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1576 648 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[17] 486 168
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_5 397 111
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/U0 440 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNITUKM[0] 773 99
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[57] 995 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc[25] 716 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[22] 711 201
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[21] 959 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_i_i_0_o2_0[4] 455 102
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_currState_11_i_i_o3 837 102
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[30] 982 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0[2] 525 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171[27] 725 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[25] 1044 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1471_u_1_0 483 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[14] 411 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram1_[1] 948 151
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AXIBurstInt_d_0_sqmuxa_i_a3 824 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_18[21] 662 42
set_location CoreTimer_1_inst_0/CoreTimer_1_0/IntClr 906 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_186 588 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[19] 535 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[42] 1021 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[46] 522 64
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_17_sqmuxa 921 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[45] 1056 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[59] 714 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST1/U0 552 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram5_[8] 922 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_263 505 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[43] 514 75
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/HWDATA[6] 875 84
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[1] 540 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param_ram0_[12] 658 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1545 236 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[61] 859 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIOTFV[28] 702 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[57] 744 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[18] 502 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16_7[2] 572 48
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0[10] 348 117
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/U0 624 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/ll_waddr_RNIG6QJ_10[0] 468 189
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_536 239 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/currState[3] 840 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_1[8] 552 186
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[6] 1021 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[17] 804 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/io_cpu_req_ready_0 620 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136_7[4] 656 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_14 493 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_19 567 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_23 336 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[3] 400 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST3/U0 778 54
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[12] 444 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mcause_10_0_iv_i[1] 672 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[28] 657 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXIOutReg/BID[2] 770 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_697 517 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST2/U0 739 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_31_7_i_m2[3] 688 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[14] 657 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_246_0[2] 610 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNITPKP[10] 537 78
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_691 256 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[25] 690 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/wrFIFORdAddr_d_0_sqmuxa_RNIS54EF 396 111
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[31] 566 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNIHC8H[3] 601 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/ram[0][0] 524 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[9] 730 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[6] 708 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[30] 491 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_1 442 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_u_RNO 597 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a2[5] 444 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/LevelGateway_31/inFlight_RNO_3 619 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_debug_breakpoint 624 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[31] 786 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[24] 599 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1551 574 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5] 515 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_18_RNO 671 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[3] 1070 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[10] 1028 100
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_317 492 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[14] 1005 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[10] 1061 121
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/GATEDHTRANS_i_m3[1] 836 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[27] 565 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNI2H2J[14] 531 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full_RNO 618 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNICTNM[7] 624 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_414_or 541 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_117 408 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1_0_75 492 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[52] 771 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_T_1415 732 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[6] 517 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST3/U0 684 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_control_x 619 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[14] 640 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[43] 770 145
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_18 565 99
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/masterRegAddrSel_RNO 881 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[42] 1068 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_strb.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb_ram0__RNIEP7N[3] 708 87
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_714 408 90
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_752 595 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[16] 1069 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_GEN_13_sn_m4 599 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[13] 648 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiReqReg_data[19] 475 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[0] 528 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[20] 734 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[32] 494 132
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[45] 424 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0] 636 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_98_0_s_32_RNI8LM8 460 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_591_0[0] 697 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNI2FR43[27] 468 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_0_sqmuxa 736 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[9] 797 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIGTUU[54] 823 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[59] 776 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_csr[0] 540 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[12] 923 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_136[7] 667 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_rs2_16_1[10] 565 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last_ram1_[0] 798 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_476 623 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_309 855 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[5] 695 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[14] 595 208
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[26] 953 82
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_1[58] 1031 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram7_[2] 1050 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_16_RNO_0 639 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[4] 543 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/probe_bits_address[25] 678 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[54] 693 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[11] 536 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q 488 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr[3] 660 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[17] 656 76
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_19_1 547 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/a/ram_size[0][0] 657 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIVIFHB1[1] 947 138
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1196 1018 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/wrFIFOWrData_cZ[12] 556 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_xcpt 574 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0__RNINUSP[0] 562 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op1_1_0[20] 534 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[22] 756 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[40] 920 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[4] 506 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[0] 599 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[4] 552 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[1] 724 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][5] 754 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/_T_163 597 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_RNO[23] 416 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[7] 645 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m1[8] 613 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_89289_2_0_o2_RNIE225I_7 597 42
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1433 1030 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[21] 640 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0[22] 708 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_0_a2_2[6] 469 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[3] 636 76
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1104 636 144
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_0_0_0[5] 443 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[20] 551 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[53] 818 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[3] 514 186
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_RNIT5PK[11] 385 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][21] 667 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_453_RNISO8L 632 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[7] 799 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[9] 745 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2262_1[2] 696 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_0_1_0[27] 550 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/_T_3055_v_i_0[0] 694 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram5_[0] 1016 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINL3CC1[1] 984 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[57] 815 130
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4] 443 10
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/ahbToApbSMState_ns_a2[0] 865 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_10[6] 725 46
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HSIZEInt_d_1_sqmuxa_2_0_1_a2 840 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[25] 510 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[13] 595 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[10] 760 201
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_Z[2] 782 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_3[5] 520 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_0[4] 545 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[4] 456 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_3 453 111
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/PREGATEDHADDR[31] 821 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_561 737 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[17] 628 169
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIEFFJV1[1] 834 126
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2[9] 542 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIB4QMB1[1] 900 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[54] 1044 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[2] 796 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_112 930 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram2_[0] 986 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_709 774 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[16] 781 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[17] 570 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[8] 591 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1__RNIV0LM[1] 721 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15_7_i_m2[0] 678 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1397 603 57
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1317 480 87
set_location CoreTimer_1_inst_0/CoreTimer_1_0/iPRDATA[0] 911 82
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/HRDATA[26] 988 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45[2] 605 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_1_sqmuxa_i 672 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_2_a2_0[1] 387 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_mask[0][3] 568 70
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/io_out[17] 490 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_13_0_a2_0[0] 745 174
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/wrFIFORdAddr_RNO[2] 801 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[53] 731 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram4_[59] 1003 115
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_614 409 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_700_5 509 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[21] 559 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_39[0] 655 31
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[7] 994 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1020 545 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/wb_reg_pc[30] 711 187
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTl0Il[2] 976 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 547 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320[7] 679 133
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST4/U0 814 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_19_RNI201P 712 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bypass_mux_2[22] 643 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[3] 444 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_3316_i_1_cZ[4] 552 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[28] 541 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIQFKRS2[0] 900 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_d[0] 801 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/logic_xor 715 171
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_3_0[32] 948 99
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt[16] 492 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_0[16] 684 48
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0] 446 10
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1205 451 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1172[5] 533 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[64] 446 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNI0TRB2[9] 666 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2[18] 461 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[6] 1007 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_T_214 657 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0__RNIM31V[9] 729 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mbadaddr_9_0[10] 742 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1919_0[31] 573 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[36] 573 133
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_14_sqmuxa_1_i_0 425 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNI0F2J[13] 567 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[61] 924 118
set_location CoreTimer_1_inst_0/CoreTimer_1_0/NextCountPulse_0_sqmuxa_2_0_a3 876 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[25] 522 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_16[2] 572 49
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_0_0_o2[0] 852 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[3] 657 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[27] 570 211
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[24] 1063 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_920[1] 737 117
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/ADDRReg_d_0[10] 729 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/id_ctrl_legal_i_a13_7 540 201
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_32 1016 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[22] 520 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram4_[53] 722 133
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0_a5_1_0[9] 796 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1__RNIH5GL[5] 558 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HWDATA_1_0_0_a2[20] 564 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[18] 762 145
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1611[1] 709 60
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1567 885 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_013_RNIVV2O 637 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/auto_out_1_d_ready_a0_0_0 504 81
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1591 408 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[4] 528 88
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1511 995 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2391[43] 664 132
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[15] 1029 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_624 648 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_425 225 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_53[1] 633 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24[6] 535 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[39] 940 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[5] 638 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_ex_0_RNO_0 564 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[25] 764 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[49] 829 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIQVFV[29] 591 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[9] 701 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST4/U0 853 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[2] 720 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[4] 924 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc_4[9] 673 201
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_RNI2QTR1 436 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[58] 732 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[25] 748 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_pc[2] 681 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1__RNI6FCI[10] 726 165
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[0] 392 126
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/wrDataReg[32] 768 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_ctrl_sel_alu1[0] 548 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[30] 934 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[2] 1021 136
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[2] 440 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_size[0] 602 139
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[5] 981 79
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[8] 1025 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_251 660 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/maybe_full 623 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/pending_23_RNO 642 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[17] 552 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_90_RNI7HLJ3 492 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_hartsel[3] 449 61
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PrdataNext_1_0_iv[22] 967 84
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlOl[1] 988 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_6[24] 672 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/idcodeChain/regs_13_0 396 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_fifoId[0] 604 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[40] 942 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[15] 401 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[20] 532 211
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1552 780 69
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[11] 551 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2191[17] 456 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIM3PM[18] 468 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_476 692 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address_Z[3] 526 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0_6_1_1[18] 521 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[5] 682 202
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram5_[5] 871 109
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/CFG3_16 564 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[54] 463 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2[16] 416 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_ram_ram0_[5] 536 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929[42] 590 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[14] 975 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_6[13] 590 33
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[3] 941 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/autoexec_0_a2_9_0 532 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[26] 613 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[15] 435 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_i_1_i_i_i_o2_0[9] 396 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/s2_pc_Z[16] 673 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1536 396 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram6_[33] 709 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[16] 1068 142
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK 433 36
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_2_sqmuxa_3_i_2 889 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_ramout[4] 560 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0_3[9] 744 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr_RNI3FHA1_0[6] 809 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_1055[0] 560 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI8TTR[14] 631 153
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_0_2_0_0[0] 360 114
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/IDReg_d[0] 505 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[29] 648 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[18] 718 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_2[30] 384 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_addr_2_RNIVRRB2[8] 647 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1[5] 612 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_2185_RNO_7 492 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[43] 768 145
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[2] 952 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/io_rw_rdata_2[23] 682 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[14] 560 124
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_1_iv[11] 398 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[3] 626 49
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_721 858 60
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK 436 36
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_1 1006 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_957_state[0] 601 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[19] 610 166
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1606 228 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[32] 500 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[9] 526 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1636_5 685 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[11] 652 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[48] 756 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[14] 500 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_22_0_m2[0] 774 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[31] 963 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[40] 398 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[19] 569 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_0[44] 1010 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/auto_in_1_d_bits_data[24] 782 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/dataArb/io_out_bits_addr_m1[9] 651 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[42] 396 190
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_131 420 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[10] 1039 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[2] 742 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 652 115
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_4_1 522 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[45] 1055 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q 449 55
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[18] 469 181
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1336[52] 698 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_replay 569 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNICHFV[22] 608 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[2] 665 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI6TVR[22] 643 156
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1629 612 150
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState[2] 543 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[6] 763 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[58] 961 130
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByte_1_0_iv_0[0] 516 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_0[12] 1009 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1__RNI0LTR[10] 648 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_35_7_i_m2[6] 688 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[7] 805 124
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_500 566 63
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/RID[1] 526 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dscratch[22] 750 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_4_6_0_548_i_m4 504 54
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3] 1013 75
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[41] 1018 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/maybe_full 540 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[54] 600 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNI00KS[27] 764 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_inst[28] 513 175
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/currState_ns_0[9] 800 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_14[12] 589 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram7_[4] 917 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1269 886 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/_T_453_0[18] 721 88
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[12] 501 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[19] 509 184
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/U0 700 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1479 276 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/io_deq_bits_address[7] 535 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_iv_0[3] 387 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa 924 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[59] 985 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_7[26] 686 51
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[41] 636 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[101] 754 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_0_sqmuxa_0_1 636 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/replay_wb_common_a0_5 624 171
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[5] 943 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_3_sqmuxa_1_i_0_1_a2 437 108
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/HRDATA_3[16] 951 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/errorUnsupported_iv 495 45
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_4 432 3
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_2_sqmuxa_4_RNI7SELF 372 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_122 661 114
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK 394 51
set_location PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0 2460 5
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HBURSTInt_d_0[2] 389 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1] 817 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_13 495 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][3] 628 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/io_deq_bits_data[33] 625 99
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_363 876 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/refill_addr[26] 702 199
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[36] 509 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1305 612 144
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[12] 862 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[41] 405 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[11] 539 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[27] 692 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/io_innerCtrl_valid_4 465 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/un1_value_4 613 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[0] 1020 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[28] 502 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROLWrDataVal_1[22] 451 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[6] 717 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_8[19] 708 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18_7_i_m2[3] 626 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_3[1] 522 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_660_1_m0_RNO_0[7] 636 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[25] 561 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[16] 1068 139
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/noValidBytes_1_0_a6_3_2[0] 696 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc[2] 691 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/lhs_sign 459 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[49] 735 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/do_enq_0 528 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[121] 698 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_21[1] 671 60
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_1[2] 441 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_841_1_2_RNI5FNP 513 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_3_data[23] 552 199
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1118 796 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/auto_out_a_bits_data[16] 480 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_15[3] 660 37
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_169[18] 482 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[25] 754 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_1[2] 530 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/currState_RNO[10] 490 123
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1598 793 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_13[11] 636 30
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/nextHaddrReg[13] 843 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/_GEN_22_5 696 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1 654 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_data[16] 653 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/saved_data[40] 514 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/divisor[13] 456 178
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_ctrl_jal 604 184
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[24] 460 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[9] 529 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[33] 861 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[15] 544 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_dpc_9[17] 751 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data[6] 550 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s2_req_tag[3] 596 172
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[29] 655 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[10] 1086 121
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[5] 644 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][21] 546 130
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_308 564 144
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[26] 716 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[2] 683 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram2_[40] 985 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.awe1 619 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[16] 804 82
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_801 420 69
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HBURSTInt_d_1_0_1[1] 856 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[2] 549 210
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_0_o2[29] 637 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNINP0KB1[1] 828 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_0[4] 685 198
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_722 871 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[31] 1012 127
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/validByteCnt_d_10_sqmuxa 774 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shin_RNIOCHHC[17] 504 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[8] 894 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[14] 636 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/un2__T_1111 547 75
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_9_sqmuxa_0_a2_i_0 384 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_142_1_5 660 114
set_location COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/PSEL 881 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/currState_ns_a4_0_i_i_0[7] 447 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram3_[54] 732 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_46[6] 713 52
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNO[4] 547 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_45_7_i_m2[5] 600 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_RNO[9] 669 204
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_data[26] 566 211
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][44] 724 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[6] 1066 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[26] 555 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0__RNI0Q1E[6] 689 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[8] 744 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[6] 752 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0__RNIARNM[6] 715 156
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1__RNIKNDV[17] 589 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_28[1] 613 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[35] 790 177
set_location CoreTimer_1_inst_0/CoreTimer_1_0/Load[3] 903 82
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXIOutReg/WREADY 500 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0__RNIKLLS[30] 763 159
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/wrDataReg[22] 552 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_addr[0][0] 752 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1590 991 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[7] 531 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[37] 840 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1510 504 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram4_[24] 1032 139
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST3/U0 849 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size[1] 729 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[33] 842 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2[6] 670 49
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[31] 643 157
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_65 663 57
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/ADDRReg_d_0_axb_3_1 553 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/_T_989_1 492 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[2] 780 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/shift_logic_1[18] 487 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_1715_30 478 42
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDR[14] 504 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/s1_req_addr[21] 558 166
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[7] 689 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[18] 624 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0__RNIFV4H[6] 758 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/auto_in_d_bits_error 566 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[12] 657 193
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5[7] 568 34
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/HADDR_d[0] 502 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[2] 687 100
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/AHBWrTranPend_d2 805 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[18] 733 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[0] 526 187
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_3[55] 966 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[61] 776 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[53] 780 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[1] 639 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[32] 635 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[14] 606 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[25] 656 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658_RNIMU6RS2[0] 1032 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[23] 839 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_9_0[0] 719 174
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1171 431 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/mem_reg_inst[20] 504 184
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/maybe_full 600 76
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram1_[40] 924 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_1_a_bits_mask[3] 564 69
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST1/U0 627 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[3] 568 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[57] 496 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/q_RNI0DQ01 449 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] 519 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/out_1_0[21] 750 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_93 781 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_3503_13_sqmuxa_0_a2_0_a2_0 652 51
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I10 973 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/un1_io_lhs_25_0_m2[0] 777 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/un1_ibuf_io_inst_0_bits_inst_bits_64_8 518 207
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_232_0_bits_address[23] 541 97
set_location CoreTimer_1_inst_0/CoreTimer_1_0/un2_CountIsZero_20 918 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/un1__T_303 562 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/auto_out_0_a_bits_mask[1] 573 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[29] 654 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[23] 712 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram6_[55] 996 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_m6_0_o2 639 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_0[28] 515 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/auto_in_r_bits_user_1[5] 529 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_13_7_i_m2[0] 588 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[28] 987 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q 468 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$[22] 525 73
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1228 708 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_2[13] 588 33
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1443 712 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1060 137 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_T_1691_0_RNO_0[1] 708 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder[1] 398 178
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_6_sqmuxa_1_RNIPQ08 1014 87
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/HBURST_i_o2_RNIHH571[2] 497 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[41] 780 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[93] 718 142
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_5_7_i_m2[6] 631 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/_T_28_NE 848 117
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sramahb_rdata[29] 717 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/do_enq 804 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_7[0] 674 34
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[49] 792 139
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Load[27] 965 88
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/rdFIFORdAddr_d[2] 475 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1_1_1[2] 663 186
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram6_[15] 843 139
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_v[28] 511 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_18[4] 698 46
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[4] 911 136
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/un1_CUARTOOl 954 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/a_data_Z[5] 670 175
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/LENReg[2] 524 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[11] 708 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array_3_0[111] 793 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram1_[15] 647 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/remainder_12_0_iv[54] 463 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1328[21] 705 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[21] 685 73
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2753[2] 726 160
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_done_RNIKD921 534 96
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa 888 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/un2__T_740 697 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_1_address[15] 655 196
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram[0][4] 748 112
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mtvec[22] 683 187
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[118] 768 151
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_msb_0[29] 525 175
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_opcode.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[0] 677 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[16] 1013 139
set_location CoreTimer_0_inst_0/CoreTimer_0_0/un4_CtrlEn 921 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[6] 701 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data[14] 495 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[11] 633 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_753[3] 598 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[17] 572 106
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1406 408 96
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1082 234 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last_ram7_[0] 778 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_150[10] 487 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1929_a0_4[6] 607 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram5_[34] 840 151
set_location CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/PRDATA_0_iv_0[23] 923 87
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un59_f1_1_0_0_a2[1] 432 105
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv_0_0[55] 372 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/abstractDataMem_3_7_i_m2[1] 691 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram3_[12] 917 136
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/state_srsts_i_o4[3] 461 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[7] 613 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1037 551 186
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/U0 804 126
set_location PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/sram_ren_d 528 97
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_data_4[6] 550 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[24] 708 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[0] 688 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_2_pc_4[6] 618 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/vb_array[65] 731 118
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1608 324 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp_awe0 620 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram3_[5] 850 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_reg_rs_bypass_0 523 190
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/io_deq_valid 463 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8] 609 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[24] 535 84
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus/_T_1927_14[2] 597 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/maybe_full_RNO 710 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNIIVUU[55] 996 132
set_location CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/SADDRSEL_0_a4[3] 830 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/rf_wdata_1_m1[14] 520 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_2_7_i_m2[5] 660 54
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[12] 936 103
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_2 431 9
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[20] 741 136
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[58] 1017 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/genblk1.axi_bridge/un1_conditioned_AWSIZE_013_RNITT2O 639 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[2] 744 82
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_tl_in_d_bits_data_0_iv_1[3] 588 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_893_0[20] 637 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_rs_1_1_RNIUC2J[12] 547 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_bp_0_address[19] 669 196
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[33] 372 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_GEN_131_1_1_1[2] 739 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST4/U0 852 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/do_deq 718 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_24_7[4] 528 51
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_659 348 99
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/_T_413 543 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/ex_op2_1[11] 468 177
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram0_[8] 675 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2364_cZ[23] 670 78
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/wdata[0] 592 189
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0__RNI29OU[20] 863 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNO_1[38] 483 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_addr.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[12] 539 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[1] 800 91
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] 747 100
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram1_[12] 647 61
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18] 608 100
set_location CoreTimer_0_inst_0/CoreTimer_0_0/Count[20] 958 88
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[12] 658 157
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data_ram7_[39] 948 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/programBufferMem_37[0] 634 31
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_154[30] 539 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/reg_RW0_addr_0[5] 753 171
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/un1_validByteCntInt_14_i_0_0_0_o2 444 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/yank/_GEN_67_3_2 588 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_address[11] 541 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q 449 52
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_T_102498_cnst_0_i_a2_1[23] 636 57
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/metaArb/io_out_bits_data_tag[7] 633 168
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dtm/dmiAccessChain/regs_38_6_0_322_i_o4 461 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_4_pc[14] 671 208
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/s1_tag_hit_0_RNO_14 792 192
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_221 238 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/value_1 727 103
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0_[1] 953 154
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/timecmp_0[44] 527 64
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/haveResetBitRegs_0 462 58
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data_ram0_[8] 636 85
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/reg_mepc_1_sqmuxa_i 666 183
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram0_[40] 993 127
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram7_[52] 850 133
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[59] 981 118
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram1_[63] 892 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/_GEN_2992_u_i_0_0_a2_4_RNIGL7B1 593 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram2_[12] 960 130
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data_ram3_[21] 1013 130
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/un1_rdFIFOWrData_7_sqmuxa_RNIP8ML 981 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[24] 954 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/io_imem_req_bits_pc_0[27] 659 189
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[5] 456 115
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_size_1_1[0] 601 138
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d_7_sqmuxa_1_0 348 114
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1472 776 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/io_deq_bits_data[60] 805 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data_ram0_[20] 683 160
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/csr/_T_1084_1[5] 662 195
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram6_[37] 825 106
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_1488_RNO_1[7] 767 168
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1097 161 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_426[0] 640 124
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_582[72] 627 141
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/OR4_1017 595 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/saved_address[10] 527 79
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/_GEN_26_u_RNO_1 591 141
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/AHBRdDone_d2_RNO_0 923 102
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[6] 710 109
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/fq/elts_0_pc_4[26] 679 198
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/wrDataReg[42] 432 112
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0 696 179
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 588 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0 252 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0 1056 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0 504 95
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 816 86
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 540 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0 144 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 432 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0 768 95
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 564 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0 912 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 396 68
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 588 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0 1092 95
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 516 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0 732 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0 660 179
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 324 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0 984 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 216 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0 432 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0 660 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0 396 95
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_2/RAM64x12_PHYS_0 552 170
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0 876 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0 504 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0 696 122
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 492 113
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 828 86
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0 360 149
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0 588 179
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 360 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0 504 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0 468 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0 216 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0 252 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0 252 95
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_0/RAM64x12_PHYS_0 516 170
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_0/RAM64x12_PHYS_0 528 170
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0 288 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0 540 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 360 95
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_3_ram_3_0_0 804 179
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 792 86
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 468 113
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_1_ram_1_0_0 876 179
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 804 86
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 540 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 468 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0 1092 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0 948 41
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_2_ram_2_0_0 840 179
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 252 41
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 456 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0 840 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0 984 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0 180 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0 1020 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 660 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0 732 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0 696 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0 732 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 360 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 624 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0 732 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0 732 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 288 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0 432 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0 180 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0 624 179
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0 912 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0 540 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0 144 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0 588 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0 588 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0 948 122
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 900 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0 876 149
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST 396 188
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/ram_ram_0_0 696 206
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0 624 206
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_2 540 206
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0 876 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 396 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0 1056 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 180 68
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 612 113
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_3 504 206
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 840 86
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0 1020 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0 396 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 324 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0 948 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0 696 95
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_1 588 206
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0 804 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 696 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0 588 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0 396 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0 468 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0 108 122
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 924 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0 180 149
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 780 86
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0 936 113
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_1/RAM64x12_PHYS_0 492 170
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_1/RAM64x12_PHYS_0 540 170
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0 912 68
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 600 113
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_2/RAM64x12_PHYS_0 504 170
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0 1020 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 288 41
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0 948 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 624 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0 660 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 360 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0 768 149
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 504 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0 840 95
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0 912 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0 660 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0 624 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 696 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0 540 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0 216 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 660 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0 324 149
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0 480 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0 804 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0 876 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0 768 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 504 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0 912 122
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0 960 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 540 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 432 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0 984 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 588 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0 468 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0 804 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0 624 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0 324 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0 948 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0 540 179
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_ram_0_0 732 179
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0 912 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0 840 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0 840 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0 840 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0 624 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 324 41
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_wrFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0 552 113
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0 288 149
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0 768 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 216 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0 768 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 252 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 468 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 504 41
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0 948 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0 144 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0 876 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0 108 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0 804 68
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0 288 95
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0 804 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0 432 122
set_location PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0 216 95
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0 636 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1260_cry_0 528 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/_T_206_s_1_3261 527 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2755_cry_0 732 159
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137_5_cry_0_0_cy 679 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_699_cry_0 696 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_1 615 192
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_cry[0] 672 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1855_cry_1 603 183
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_RNIC1IJI[0] 456 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3029_cry_0 684 141
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0 476 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0 483 63
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEnReg_RNI0L38 918 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_142_1_5_RNI7ATD1 659 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_252_0_I_1 615 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0 408 189
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0 756 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0 636 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter_s_3257 660 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0 665 174
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_cry[0] 624 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_65_0_I_1 592 192
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale_cry_cy[0] 888 78
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_RNI1CNS2[0] 504 114
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0 720 90
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_3260 729 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0 636 201
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0 420 180
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_0 507 105
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO08_1_RNIHPP81 973 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_s_0_3259 512 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0] 468 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0 648 81
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0 568 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count_s_3256 444 174
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale_cry_cy[0] 888 81
set_location CoreTimer_0_inst_0/CoreTimer_0_0/LoadEnReg_RNISIQO 937 87
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1 629 165
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_293_0_I_1 715 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2_RNI37RI 612 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_2_0_0_a3_2_RNIIV0C 664 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_176_cry_0 732 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298_RNIIGD31[0] 684 105
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_RNI1J4N5[0] 792 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451_5_cry_0_0_cy 624 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_1 615 198
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_486_0_I_1 598 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_366_cry_0 685 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0 396 183
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_0 780 96
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0 720 171
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_1_1_wmux[3] 1077 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_14_2_0_wmux 624 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[4] 978 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[58] 978 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[7] 744 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_31_1_0_wmux 627 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_1_0_0_wmux[1] 1074 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[40] 876 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[29] 550 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[25] 726 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[39] 966 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.ramout_7_2_1_0_wmux[1] 1050 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[40] 900 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[21] 1080 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[6] 750 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[55] 1026 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[1] 954 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[18] 559 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[51] 954 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[30] 888 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[6] 762 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[46] 1026 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_22_2_0_wmux 648 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[10] 1038 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[1] 906 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[30] 930 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[24] 1026 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[10] 606 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[19] 846 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[36] 990 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[22] 516 72
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[54] 750 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_1_0_0_wmux[2] 1023 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[44] 942 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[0] 570 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[10] 1086 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[3] 594 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[4] 489 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[0] 534 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[0] 467 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[3] 567 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[3] 720 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[25] 762 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[6] 486 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[46] 1026 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[10] 1026 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[31] 990 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_id.ramout_7_2_1_0_wmux[1] 948 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_1_0_0_wmux[3] 1071 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[55] 1062 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[34] 786 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[27] 954 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[61] 948 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[3] 714 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[16] 1050 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[19] 627 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[17] 534 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[36] 930 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[6] 560 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[57] 744 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[4] 786 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[5] 847 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[11] 474 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[11] 600 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[16] 660 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[6] 552 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.ramout_7_2_1_0_wmux[2] 773 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[22] 726 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[41] 882 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[4] 768 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[2] 792 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[22] 714 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[52] 870 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[11] 954 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[5] 864 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[2] 864 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[52] 828 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_112_4456_i_m2_1_0_wmux 759 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[44] 894 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[14] 1008 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[1] 1056 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_7_1_1_wmux 624 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[10] 549 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[16] 1014 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[42] 1062 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[7] 822 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[34] 834 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[1] 918 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[20] 738 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[26] 554 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[8] 471 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[32] 1062 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[1] 1050 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[45] 990 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[55] 1002 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[4] 628 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[50] 780 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[7] 715 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[4] 556 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[15] 612 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[29] 948 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[35] 984 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[62] 774 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_1_1_wmux[1] 1068 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[14] 1074 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[7] 708 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[59] 960 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[62] 858 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[16] 738 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[20] 756 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.ramout_7_2_1_0_wmux[1] 984 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[12] 1008 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[20] 732 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[52] 858 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[50] 870 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[53] 786 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[29] 680 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[8] 888 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[6] 534 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[3] 600 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_106_4624_i_m2_1_0_wmux 756 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[50] 846 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_id.ramout_7_2_1_0_wmux[0] 841 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[26] 627 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[62] 810 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[2] 1056 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[26] 1050 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[63] 912 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[15] 942 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[40] 984 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[56] 834 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[56] 882 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[60] 966 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[8] 876 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[25] 774 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[3] 1014 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/plic/_GEN_69_29_2_0_wmux 636 69
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[2] 786 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[20] 699 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[30] 876 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[17] 669 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[24] 1026 147
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[4] 516 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[43] 822 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[26] 1026 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[54] 1038 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[60] 894 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_last_0.ramout_7_2_1_0_wmux[0] 786 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[13] 539 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[56] 798 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[30] 714 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[22] 774 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[60] 930 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[23] 834 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[30] 548 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[33] 756 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[30] 617 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[10] 1062 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.ramout_7_2_1_0_wmux[2] 778 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[0] 1056 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[5] 822 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[3] 768 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_0_7592_i_m2_1_0_wmux 753 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[6] 1074 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[46] 1038 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[19] 522 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[9] 870 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[43] 768 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[26] 1050 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[3] 756 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[17] 726 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[19] 732 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[18] 672 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[41] 834 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[24] 978 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[59] 998 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[7] 762 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[0] 1062 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[15] 566 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[13] 1062 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[5] 810 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[47] 930 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[54] 810 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[36] 906 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[6] 1056 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[5] 792 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[42] 1056 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[33] 719 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[13] 573 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[22] 798 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[31] 675 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[9] 852 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[31] 984 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[14] 600 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[5] 858 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[35] 984 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[52] 864 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[4] 924 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[37] 840 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[7] 744 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[32] 1032 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[0] 546 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[25] 726 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[12] 553 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[19] 642 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[55] 1050 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[16] 1062 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[27] 666 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[13] 1020 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[43] 864 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[45] 1026 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_101_4764_i_m2_1_0_wmux 750 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[11] 996 141
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux 936 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[32] 1002 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[1] 541 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[15] 966 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[33] 768 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[9] 642 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[17] 1020 147
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[12] 972 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[29] 966 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[33] 858 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[5] 528 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_resp.ramout_7_2_1_0_wmux[7] 742 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[12] 612 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[24] 525 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_102_4736_i_m2_1_0_wmux 747 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[7] 543 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_id.ramout_7_2_1_0_wmux[0] 834 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[13] 570 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[62] 846 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_resp.ramout_7_2_1_0_wmux[7] 804 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[13] 594 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[36] 918 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[42] 996 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[4] 942 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[43] 870 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[58] 978 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[57] 768 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_1_1_wmux[2] 1020 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[20] 756 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.ramout_7_2_1_0_wmux[1] 1014 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[12] 972 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[49] 828 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[20] 571 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[13] 1044 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[50] 828 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[13] 1080 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[14] 606 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[25] 663 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[46] 978 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[20] 714 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[12] 516 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[39] 1056 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[23] 704 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[16] 1050 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[23] 852 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[6] 780 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[16] 522 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[4] 918 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[49] 792 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.ramout_7_2_1_0_wmux[1] 990 147
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[2] 552 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[8] 588 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[53] 792 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_last_0.ramout_7_2_1_0_wmux[0] 792 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[29] 678 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[48] 816 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[39] 954 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[44] 925 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[19] 816 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[25] 556 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[28] 948 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[27] 978 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[39] 996 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[10] 546 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[60] 918 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[26] 1074 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[21] 708 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[11] 544 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[23] 810 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[38] 912 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[54] 780 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[34] 852 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[21] 1020 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/auto_in_r_bits_user_10_7312_i_m2_1_0_wmux 744 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[56] 888 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[53] 720 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[46] 1056 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[47] 912 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[43] 924 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/m60_0_03_1_0_wmux 781 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[51] 918 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[27] 906 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.ramout_7_2_1_0_wmux[2] 792 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[16] 699 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[22] 738 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[23] 675 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[18] 648 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[41] 894 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[47] 804 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[19] 864 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[48] 810 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[49] 804 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[57] 720 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[41] 792 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[63] 900 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[52] 840 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[36] 996 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[18] 702 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[37] 840 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[33] 720 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[19] 876 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[15] 540 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[1] 483 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[14] 564 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[31] 954 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[28] 552 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[37] 888 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[5] 828 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[18] 756 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[38] 852 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[6] 996 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[14] 1044 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[50] 876 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[31] 1002 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[24] 676 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[48] 780 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[0] 972 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[22] 672 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.ramout_7_2_1_0_wmux[2] 786 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[23] 828 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[60] 864 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[3] 816 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[5] 567 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[16] 1068 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[25] 714 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/m12_0_03_1_0_wmux 786 180
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[53] 732 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[63] 906 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[17] 1002 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[13] 1032 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[38] 960 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[24] 978 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[49] 840 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[61] 936 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[11] 1020 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[17] 984 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[18] 852 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[26] 708 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[11] 1008 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[38] 894 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[45] 1068 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[37] 911 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[62] 858 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[39] 984 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[7] 774 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[9] 852 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[12] 525 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[6] 780 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_last_0.ramout_7_2_1_0_wmux[0] 768 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[1] 882 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[1] 1002 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[20] 645 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[27] 574 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[21] 660 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[48] 828 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[29] 876 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[35] 966 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[18] 732 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[21] 537 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[11] 555 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[20] 768 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[6] 726 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[48] 798 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[59] 1044 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[47] 960 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_id.ramout_7_2_1_0_wmux[0] 816 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[1] 567 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[5] 780 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[1] 876 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[2] 480 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[1] 528 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[7] 469 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[2] 1044 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[17] 711 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[26] 600 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[45] 948 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[38] 924 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[28] 687 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[18] 888 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[17] 972 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[63] 948 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[8] 906 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[7] 564 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[19] 912 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[41] 840 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[7] 540 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[5] 554 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[28] 601 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[5] 552 54
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_resp.ramout_7_2_1_0_wmux[4] 794 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[30] 624 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[29] 900 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[31] 684 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[25] 686 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[35] 936 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[24] 674 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[8] 924 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[15] 942 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[1] 1038 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[59] 996 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[31] 960 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[2] 1020 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_id.ramout_7_2_1_0_wmux[0] 900 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[3] 1032 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[28] 972 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[24] 1044 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[44] 900 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[18] 732 153
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[34] 792 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[3] 481 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[58] 972 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[54] 1002 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[3] 1032 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[4] 710 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[34] 851 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[15] 942 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[26] 1068 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[45] 1056 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[14] 485 75
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[8] 912 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_resp.ramout_7_2_1_0_wmux[2] 852 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[11] 990 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[27] 906 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[23] 858 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[27] 666 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_last_0.ramout_7_2_1_0_wmux[0] 744 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[29] 650 27
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[28] 708 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[4] 756 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[56] 840 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[21] 1032 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[44] 900 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[27] 895 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[2] 1044 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[28] 984 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[57] 708 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[53] 708 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[47] 936 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[22] 624 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[21] 1008 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[51] 972 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[9] 552 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[9] 564 63
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[51] 936 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[14] 1003 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[35] 1008 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_resp.ramout_7_2_1_0_wmux[2] 720 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[57] 804 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[9] 640 33
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[58] 948 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[10] 519 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[30] 912 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[51] 890 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[8] 521 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[24] 657 30
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[61] 960 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[3] 996 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[8] 518 36
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[14] 972 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[42] 1020 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[21] 718 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[37] 804 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[42] 1050 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_last_0.ramout_7_2_1_0_wmux[0] 876 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[0] 1014 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[28] 984 147
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[5] 804 105
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[27] 684 45
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[6] 1008 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/auto_in_r_bits_last_3_1_0_wmux 792 117
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[9] 924 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[40] 888 123
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[32] 1008 108
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[58] 948 129
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[32] 1044 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[15] 840 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[10] 1044 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[29] 828 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[7] 720 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[2] 564 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_13_1_0_wmux[31] 672 42
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_15_1_0_wmux[2] 530 48
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[59] 1032 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[17] 1020 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[63] 888 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[4] 984 126
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[25] 732 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[40] 918 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[61] 888 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[15] 516 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[0] 1020 111
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/auto_in_d_bits_data_3_1_0_wmux[23] 528 60
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[5] 853 114
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/ram_data.ramout_7_2_1_0_wmux[21] 1020 120
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[22] 720 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/ram_data.ramout_7_2_1_0_wmux[61] 864 138
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[55] 1056 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[6] 1044 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[12] 912 132
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[9] 900 150
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[12] 972 135
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/ram_data.ramout_7_2_1_0_wmux[28] 996 144
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.ramout_7_2_1_0_wmux[49] 804 141
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmInner/auto_dmi_in_d_bits_data_17_2_1_0_wmux[23] 739 51
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_data.ramout_7_2_1_0_wmux[30] 936 126
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0 579 66
set_location CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1 579 39
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB0 582 147
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB1 576 120
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB2 582 120
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB3 576 93
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB4 582 93
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB5 576 66
set_location CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15_rep_RNIIOB1_0/U0_RGB1_RGB6 582 66
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB0 583 206
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB1 577 179
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB10 583 68
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11 577 41
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12 583 41
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB13 577 14
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB2 583 179
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB3 577 149
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB4 583 149
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB5 577 122
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB6 583 122
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB7 577 95
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB8 583 95
set_location PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9 577 68
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_0 756 92
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_1 768 92
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_2 780 92
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AHBMasterCtrl/validByteCntInt_RNI1J4N5[0]_CC_0 792 98
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0_CC_0 720 92
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0_CC_1 732 92
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_ADDRReg_cry_0_CC_2 744 92
set_location CoreAXITOAHBL_0_inst_0/CoreAXITOAHBL_0_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_0_CC_0 780 98
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_0 476 110
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_1 480 110
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_2 492 110
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/HADDRInt_d_cry_0_0_CC_3 504 110
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AHBMasterCtrl/validByteCntInt_RNIC1IJI[0]_CC_0 456 107
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_RNI1CNS2[0]_CC_0 504 116
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_RNI1CNS2[0]_CC_1 516 116
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_addrOffset_RNI1CNS2[0]_CC_2 528 116
set_location CoreAXITOAHBL_1_inst_0/CoreAXITOAHBL_1_0/U_AXISlaveCtrl/un1_validByteCnt_1_cry_0_CC_0 507 107
set_location CoreTimer_0_inst_0/CoreTimer_0_0/LoadEnReg_RNISIQO_CC_0 937 89
set_location CoreTimer_0_inst_0/CoreTimer_0_0/LoadEnReg_RNISIQO_CC_1 948 89
set_location CoreTimer_0_inst_0/CoreTimer_0_0/LoadEnReg_RNISIQO_CC_2 960 89
set_location CoreTimer_0_inst_0/CoreTimer_0_0/PreScale_cry_cy[0]_CC_0 888 83
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEnReg_RNI0L38_CC_0 918 83
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEnReg_RNI0L38_CC_1 924 83
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEnReg_RNI0L38_CC_2 936 83
set_location CoreTimer_1_inst_0/CoreTimer_1_0/LoadEnReg_RNI0L38_CC_3 948 83
set_location CoreTimer_1_inst_0/CoreTimer_1_0/PreScale_cry_cy[0]_CC_0 888 80
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO08_1_RNIHPP81_CC_0 973 83
set_location CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO08_1_RNIHPP81_CC_1 984 83
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0]_CC_0 468 71
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0]_CC_1 480 71
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0]_CC_2 492 71
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0]_CC_3 504 71
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0]_CC_4 516 71
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/time$_RNIP4L4[0]_CC_5 528 71
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_0 483 65
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_1 492 65
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_2 504 65
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_3 516 65
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_4 528 65
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/clint/un1_intnode_out_0_1_cry_0_CC_5 540 65
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_142_1_5_RNI7ATD1_CC_0 659 119
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_142_1_5_RNI7ATD1_CC_1 660 119
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_2_0_0_a3_2_RNIIV0C_CC_0 664 116
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_199_2_0_0_a3_2_RNIIV0C_CC_1 672 116
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/error/_T_366_cry_0_CC_0 685 116
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/_T_298_RNIIGD31[0]_CC_0 684 107
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_0 648 83
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_1 660 83
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_645_cry_0_0_CC_2 672 83
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137_5_cry_0_0_cy_CC_0 679 128
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBus/_T_2137_5_cry_0_0_cy_CC_1 684 128
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_451_5_cry_0_0_cy_CC_0 624 134
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/_T_699_cry_0_CC_0 696 143
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_292_cry[0]_CC_0 624 116
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/_T_320_cry[0]_CC_0 672 137
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_s_0_3259_CC_0 512 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_s_0_3259_CC_1 516 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_s_0_3259_CC_2 528 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/alu/_T_14_s_0_3259_CC_3 540 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_0 636 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_1 648 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_104_cry_0_CC_2 660 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_0 636 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_1 648 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_159_cry_0_CC_2 660 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_0 636 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_1 648 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_225_cry_0_CC_2 660 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_0 568 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_1 588 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_2 600 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/un1__T_38_cry_0_CC_3 612 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_1_CC_0 615 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_131_0_I_1_CC_1 624 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_1_CC_0 615 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_186_0_I_1_CC_1 624 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_252_0_I_1_CC_0 615 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_252_0_I_1_CC_1 624 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_65_0_I_1_CC_0 592 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/bpu/_T_65_0_I_1_CC_1 600 194
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/count_s_3256_CC_0 444 176
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0_CC_0 396 185
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0_CC_1 408 185
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_103_0_cry_0_CC_2 420 185
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_0 408 191
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_1 420 191
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2 432 191
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3 444 191
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4 456 191
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_0 420 182
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_1 432 182
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/div/_T_98_0_cry_0_CC_2 444 182
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_0 603 185
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_1 612 185
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/core/_T_1855_cry_1_CC_2 624 185
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/flushCounter_s_3257_CC_0 660 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0 629 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1 636 167
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0_CC_0 720 173
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0_CC_1 732 173
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_24_cry_0_CC_2 744 173
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_0 665 176
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_1 672 176
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_2 684 176
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/_T_35_cry_0_CC_3 696 176
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/tlb/un1__T_1299_0_0_a2_RNI37RI_CC_0 612 155
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_2755_cry_0_CC_0 732 161
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_3029_cry_0_CC_0 684 143
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_486_0_I_1_CC_0 598 173
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/dcache/_T_486_0_I_1_CC_1 600 173
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_176_cry_0_CC_0 732 182
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_293_0_I_1_CC_0 715 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/icache/_T_293_0_I_1_CC_1 720 200
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_3260_CC_0 729 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_3260_CC_1 732 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_3260_CC_2 744 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/frontend/_T_129_1_s_1_3260_CC_3 756 203
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/tile/tlMasterXbar/_T_1260_cry_0_CC_0 528 125
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/_T_206_s_1_3261_CC_0 527 92
set_location MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/_T_206_s_1_3261_CC_1 528 92
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1D_TEST 503 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1D_TEST0 502 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1D_TEST1 501 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1D_TEST2 500 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1C_TEST 499 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST 423 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST0 422 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST1 421 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST2 420 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST3 425 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST4 426 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST 427 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST 437 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST0 436 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST1 435 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST2 434 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST3 433 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1C_TEST4 432 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST 440 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST 505 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST0 506 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST1 508 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST2 509 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST3 511 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1C_TEST 515 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1C_TEST0 514 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1C_TEST1 513 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1C_TEST2 512 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1C_TEST3 509 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1A_TEST 508 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST 502 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST0 501 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST1 500 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST2 499 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST3 497 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1D_TEST 498 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1D_TEST0 497 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1D_TEST1 496 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1D_TEST2 495 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1C_TEST 494 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST 503 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST0 502 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST1 501 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST2 500 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST3 499 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1C_TEST 503 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1C_TEST0 498 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1C_TEST1 494 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1C_TEST2 493 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1B_TEST 492 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST 491 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST0 490 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST1 489 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST2 488 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST3 487 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST 498 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST0 497 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST1 496 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST2 495 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST3 494 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1D_TEST 528 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1D_TEST0 530 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1D_TEST1 532 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1D_TEST2 534 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1C_TEST 536 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1D_TEST 479 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1D_TEST0 478 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1D_TEST1 477 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1D_TEST2 476 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1A_TEST 475 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1D_TEST 474 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1D_TEST0 473 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1D_TEST1 472 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1D_TEST2 471 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1A_TEST 470 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1C_TEST 491 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1C_TEST0 490 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1C_TEST1 485 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1D_TEST 484 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1B_TEST 483 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1D_TEST 479 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1D_TEST0 477 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1D_TEST1 476 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1D_TEST2 474 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1A_TEST 471 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST 486 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST0 485 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST1 484 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST2 483 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST3 482 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST 419 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST0 418 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST1 416 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST2 414 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST3 413 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1D_TEST 516 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1D_TEST0 517 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1D_TEST1 518 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1D_TEST2 519 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST 520 33
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST 479 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST0 478 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST1 477 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST2 476 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST3 475 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21]_CFG1C_TEST 474 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21]_CFG1C_TEST0 473 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21]_CFG1C_TEST1 472 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21]_CFG1C_TEST2 471 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21]_CFG1C_TEST3 470 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1C_TEST 479 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1C_TEST0 478 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1C_TEST1 477 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1C_TEST2 476 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1C_TEST3 473 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1A_TEST 472 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1D_TEST 491 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1D_TEST0 490 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1D_TEST1 489 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1D_TEST2 488 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1B_TEST 487 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]_CFG1D_TEST 476 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]_CFG1D_TEST0 474 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]_CFG1D_TEST1 473 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]_CFG1D_TEST2 470 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]_CFG1A_TEST 468 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1D_TEST 467 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1D_TEST0 466 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1D_TEST1 465 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1A_TEST 464 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1D_TEST 467 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1D_TEST0 466 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1D_TEST1 465 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1A_TEST 464 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST 449 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST0 448 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST1 447 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST2 446 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST3 453 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST4 454 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST 463 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST0 462 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST1 461 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST2 460 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST3 459 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1C_TEST 467 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1C_TEST0 466 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1C_TEST1 462 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1C_TEST2 459 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1B_TEST 457 48
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST 466 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST0 465 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST1 464 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST2 461 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST3 460 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST 463 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST0 462 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST1 461 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST2 460 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1D_TEST 440 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1D_TEST0 439 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1D_TEST1 438 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST 437 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST0 436 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1A_TEST 435 57
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1D_TEST 455 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1D_TEST0 454 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1D_TEST1 453 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1D_TEST2 452 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1A_TEST 451 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1D_TEST 450 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1D_TEST0 449 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1D_TEST1 448 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1D_TEST2 447 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1A_TEST 446 42
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST 447 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST0 448 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST1 449 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST2 451 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST3 453 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST4 454 54
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1D_TEST 455 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1D_TEST0 454 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1D_TEST1 453 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1B_TEST 451 45
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1D_TEST 455 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1D_TEST0 454 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1D_TEST1 453 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1D_TEST2 452 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1A_TEST 451 36
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1C_TEST 496 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1C_TEST0 495 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1C_TEST1 494 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1C_TEST2 493 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST 492 51
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug_CFG1C_TEST 461 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug_CFG1C_TEST0 460 60
set_location mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug_CFG1C_TEST1 456 60
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST3_CFG1D_TEST 412 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST3_CFG1D_TEST0 411 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST3_CFG1D_TEST1 410 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1C_TEST 491 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1C_TEST0 490 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1A_TEST 487 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST3_CFG1C_TEST 512 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST3_CFG1C_TEST0 513 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST3_CFG1C_TEST1 514 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST_CFG1D_TEST 521 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST_CFG1D_TEST0 522 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST_CFG1B_TEST 523 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1B_TEST_CFG1C_TEST 491 60
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1B_TEST_CFG1C_TEST0 488 60
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST3_CFG1D_TEST 491 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST3_CFG1D_TEST0 490 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST3_CFG1D_TEST 489 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST3_CFG1D_TEST0 488 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST4_CFG1C_TEST 443 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST4_CFG1C_TEST0 442 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1B_TEST_CFG1C_TEST 469 51
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1B_TEST_CFG1C_TEST0 468 51
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1A_TEST_CFG1D_TEST 458 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1A_TEST_CFG1D_TEST0 457 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1A_TEST_CFG1A_TEST 456 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST3_CFG1C_TEST 459 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST3_CFG1C_TEST0 458 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST3_CFG1B_TEST 457 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1A_TEST_CFG1D_TEST 443 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1A_TEST_CFG1D_TEST0 442 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1A_TEST_CFG1A_TEST 441 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1A_TEST_CFG1D_TEST 440 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1A_TEST_CFG1D_TEST0 439 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1A_TEST_CFG1A_TEST 438 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST3_CFG1C_TEST 471 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST3_CFG1C_TEST0 470 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1B_TEST_CFG1D_TEST 450 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1B_TEST_CFG1D_TEST0 449 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1B_TEST_CFG1A_TEST 448 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1C_TEST_CFG1D_TEST 491 30
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1C_TEST_CFG1B_TEST 490 30
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST3_CFG1D_TEST 467 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST3_CFG1B_TEST 466 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1A_TEST_CFG1D_TEST 459 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1A_TEST_CFG1D_TEST0 458 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1A_TEST_CFG1A_TEST 457 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1C_TEST_CFG1D_TEST 493 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1C_TEST_CFG1D_TEST0 492 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST2_CFG1D_TEST 455 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST2_CFG1B_TEST 454 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1A_TEST_CFG1D_TEST 469 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1A_TEST_CFG1D_TEST0 468 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1C_TEST 424 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1C_TEST0 428 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1A_TEST 429 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST4_CFG1C_TEST 441 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST4_CFG1C_TEST0 439 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1A_TEST_CFG1C_TEST 467 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1A_TEST_CFG1B_TEST 461 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug_CFG1C_TEST1_CFG1C_TEST 454 60
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug_CFG1C_TEST1_CFG1C_TEST0 453 60
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug_CFG1C_TEST1_CFG1A_TEST 452 60
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1A_TEST_CFG1C_TEST 434 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1A_TEST_CFG1C_TEST0 433 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1A_TEST_CFG1A_TEST 432 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1A_TEST_CFG1D_TEST 467 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1A_TEST_CFG1A_TEST 466 33
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1B_TEST_CFG1D_TEST 447 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1B_TEST_CFG1A_TEST 445 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST3_CFG1D_TEST 445 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST3_CFG1C_TEST 444 42
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1C_TEST 431 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1B_TEST 430 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1C_TEST_CFG1D_TEST 537 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[22]_CFG1C_TEST_CFG1D_TEST0 538 57
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST3_CFG1C_TEST 481 51
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST3_CFG1C_TEST0 480 51
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1A_TEST_CFG1C_TEST 507 51
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1A_TEST_CFG1C_TEST0 506 51
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[21]_CFG1C_TEST3_CFG1C_TEST 469 54
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]_CFG1A_TEST_CFG1D_TEST 463 63
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1B_TEST_CFG1D_TEST 486 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1B_TEST_CFG1D_TEST0 485 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST3_CFG1D_TEST 444 45
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1A_TEST_CFG1D_TEST 450 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1A_TEST_CFG1D_TEST0 449 36
set_location mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1A_TEST_CFG1C_TEST 455 48
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST3_CFG1B_TEST_CFG1C_TEST 454 51
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[5]_CFG1C_TEST3_CFG1B_TEST_CFG1A_TEST 453 51
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST 465 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[26]_CFG1A_TEST_CFG1D_TEST0_CFG1A_TEST 464 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST3_CFG1C_TEST1_CFG1C_TEST 505 48
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]_CFG1C_TEST3_CFG1C_TEST1_CFG1B_TEST 507 48
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1C_TEST_CFG1D_TEST0_CFG1D_TEST 488 30
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[25]_CFG1C_TEST_CFG1D_TEST0_CFG1A_TEST 487 30
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1B_TEST_CFG1D_TEST0_CFG1D_TEST 484 36
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1B_TEST_CFG1D_TEST0_CFG1D_TEST0 483 36
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1A_TEST_CFG1C_TEST0_CFG1C_TEST 515 48
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[20]_CFG1A_TEST_CFG1C_TEST0_CFG1C_TEST0 508 48
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST_CFG1B_TEST_CFG1D_TEST 524 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST_CFG1B_TEST_CFG1D_TEST0 525 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[6]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 443 36
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 437 42
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[30]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST0 436 42
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[32]_CFG1C_TEST3_CFG1C_TEST0_CFG1C_TEST 460 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST3_CFG1D_TEST0_CFG1D_TEST 487 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]_CFG1D_TEST3_CFG1D_TEST0_CFG1D_TEST0 486 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 479 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[14]_CFG1A_TEST_CFG1A_TEST_CFG1A_TEST 476 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 409 54
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1A_TEST_CFG1A_TEST 408 54
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 435 42
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[28]_CFG1A_TEST_CFG1A_TEST_CFG1C_TEST 434 42
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[4]_CFG1B_TEST_CFG1A_TEST_CFG1D_TEST 433 42
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[31]_CFG1B_TEST_CFG1A_TEST_CFG1D_TEST 432 42
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST 473 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1C_TEST_CFG1B_TEST_CFG1D_TEST 486 30
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]_CFG1C_TEST_CFG1B_TEST_CFG1C_TEST 485 30
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[24]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 453 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q_CFG1C_TEST4_CFG1C_TEST0_CFG1D_TEST 431 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST3_CFG1D_TEST0_CFG1D_TEST 485 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]_CFG1D_TEST3_CFG1D_TEST0_CFG1B_TEST 484 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST2_CFG1B_TEST_CFG1D_TEST 452 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]_CFG1D_TEST2_CFG1B_TEST_CFG1B_TEST 451 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST 484 54
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[12]_CFG1D_TEST3_CFG1C_TEST_CFG1D_TEST 443 45
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q_CFG1D_TEST3_CFG1D_TEST1_CFG1C_TEST 407 51
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q_CFG1A_TEST_CFG1B_TEST_CFG1D_TEST 419 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1A_TEST_CFG1D_TEST0_CFG1D_TEST 448 36
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[11]_CFG1A_TEST_CFG1D_TEST0_CFG1B_TEST 447 36
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 463 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[16]_CFG1A_TEST_CFG1A_TEST_CFG1A_TEST 462 33
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST3_CFG1D_TEST_CFG1D_TEST 442 45
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[27]_CFG1C_TEST3_CFG1D_TEST_CFG1A_TEST 441 45
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1A_TEST_CFG1A_TEST_CFG1D_TEST 429 57
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[23]_CFG1C_TEST3_CFG1C_TEST0_CFG1C_TEST 500 48
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]_CFG1A_TEST_CFG1C_TEST_CFG1D_TEST 440 45
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]_CFG1A_TEST_CFG1B_TEST_CFG1B_TEST 455 54
set_location mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q_CFG1C_TEST4_CFG1C_TEST0_CFG1B_TEST 427 57
set_location mdr_mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[10]_CFG1C_TEST_CFG1B_TEST_CFG1D_TEST0_CFG1D_TEST 526 33
set_location mdr_mdr_mdr_mdr_MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[9]_CFG1B_TEST_CFG1D_TEST0_CFG1D_TEST0_CFG1D_TEST 482 36
