 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Mon May 20 01:40:47 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      5
    Unconnected ports (LINT-28)                                     2
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2

Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'i2c_master_byte_ctrl', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'i2c_master_bit_ctrl', cell 'C688' does not drive any nets. (LINT-1)
Warning: In design 'i2c_master_bit_ctrl', cell 'C714' does not drive any nets. (LINT-1)
Warning: In design 'i2c_master_bit_ctrl', port 'VDD' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master_bit_ctrl', port 'VSS' is not connected to any nets. (LINT-28)
Warning: In design 'i2c_master_bit_ctrl', output port 'scl_o' is connected directly to output port 'sda_o'. (LINT-31)
Warning: In design 'i2c_master_bit_ctrl', output port 'scl_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'i2c_master_bit_ctrl', output port 'sda_o' is connected directly to 'logic 0'. (LINT-52)
1
