

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_132_1'
================================================================
* Date:           Sun Nov 20 16:50:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|       9|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|      80|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U38  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_139_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln132_fu_133_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  35|          19|          15|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7     |   9|          2|    7|         14|
    |j_fu_66                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  1|   0|    1|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |  1|   0|    1|          0|
    |j_fu_66                                  |  7|   0|    7|          0|
    |reg_file_7_0_addr_reg_196                |  5|   0|   11|          6|
    |reg_file_7_0_addr_reg_196_pp0_iter1_reg  |  5|   0|   11|          6|
    |reg_file_7_1_addr_reg_202                |  5|   0|   11|          6|
    |reg_file_7_1_addr_reg_202_pp0_iter1_reg  |  5|   0|   11|          6|
    |trunc_ln136_reg_208                      |  1|   0|    1|          0|
    |trunc_ln136_reg_208_pp0_iter1_reg        |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 34|   0|   58|         24|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|grp_fu_106_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|grp_fu_106_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|grp_fu_106_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|grp_fu_106_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|reg_file_7_1_address0  |  out|   11|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|                       reg_file_7_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|                       reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|                       reg_file_7_0|         array|
|reg_file_1_0_load      |   in|   16|     ap_none|                  reg_file_1_0_load|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

