
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.130872                       # Number of seconds simulated
sim_ticks                                130872122000                       # Number of ticks simulated
final_tick                               130872122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252633                       # Simulator instruction rate (inst/s)
host_op_rate                                   278214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44203174                       # Simulator tick rate (ticks/s)
host_mem_usage                                 721296                       # Number of bytes of host memory used
host_seconds                                  2960.70                       # Real time elapsed on the host
sim_insts                                   747970603                       # Number of instructions simulated
sim_ops                                     823705535                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst         75757312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data         10715328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst         19343616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          1966208                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst         19260736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          2195072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst         19059712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          6579136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst         23365824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data         14579392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst         24534336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          2048704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst         24656064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          2285376                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst         23384640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data          1317632                       # Number of bytes read from this memory
system.physmem.bytes_read::total            271049088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst     75757312                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst     19343616                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst     19260736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst     19059712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst     23365824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst     24534336                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst     24656064                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst     23384640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       229362240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     18676864                       # Number of bytes written to this memory
system.physmem.bytes_written::total          18676864                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst           1183708                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data            167427                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst            302244                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             30722                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst            300949                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             34298                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst            297808                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data            102799                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst            365091                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data            227803                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst            383349                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             32011                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst            385251                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             35709                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst            365385                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             20588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4235142                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          291826                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               291826                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst           578865161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            81876322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst           147805474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            15023887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst           147172184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            16772648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst           145636150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            50271486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst           178539353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data           111401816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst           187468008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            15654243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst           188398137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            17462665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst           178683127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            10068088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              2071098748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      578865161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst      147805474                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst      147172184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst      145636150                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst      178539353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst      187468008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst      188398137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst      178683127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1752567594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         142710791                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              142710791                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         142710791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          578865161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           81876322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst          147805474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           15023887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst          147172184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           16772648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst          145636150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           50271486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst          178539353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data          111401816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst          187468008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           15654243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst          188398137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           17462665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst          178683127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           10068088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2213809538                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18281110                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11290665                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           435502                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9849913                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8678159                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.103915                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2245435                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40411                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         560533                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            557930                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            2603                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9666                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              224411                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       130872123                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          41924599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     101932147                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18281110                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11481524                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     66882587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 880397                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          959                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 14037482                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               152078                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         109248570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.052033                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.954084                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                47028858     43.05%     43.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9506333      8.70%     51.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                52713379     48.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           109248570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.139687                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.778868                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                39237525                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11040056                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47425890                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11139255                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                405844                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4845627                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                34629                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             113306582                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                61176                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                405844                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                41690838                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1229250                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        673936                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56071164                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9177538                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             112810892                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               6912163                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 77760                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2824                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          142020142                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            520544598                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       143451208                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            125804770                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                16215372                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             21443                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         10141                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9886686                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14628237                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9095481                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4374863                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1605874                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 111793846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              20126                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                103285883                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1228220                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       10304608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     39916842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           664                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    109248570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.945421                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.659917                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           26932445     24.65%     24.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61346367     56.15%     80.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20969758     19.19%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      109248570                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               59476591     93.42%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2538307      3.99%     97.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1651013      2.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             79748445     77.21%     77.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523630      0.51%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14220583     13.77%     91.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8781901      8.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             103285883                       # Type of FU issued
system.cpu0.iq.rate                          0.789212                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   63665911                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.616405                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         380714435                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        122120157                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    102969173                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             166951778                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1869241                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       914716                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1662                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       433862                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        81587                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                405844                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1154030                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                68099                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          111814078                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            86900                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14628237                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9095481                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             10049                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  4666                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                33895                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1662                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        212902                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       210666                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              423568                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            103147539                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14185568                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           138344                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                          106                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22946003                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                16217396                       # Number of branches executed
system.cpu0.iew.exec_stores                   8760435                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.788155                       # Inst execution rate
system.cpu0.iew.wb_sent                     103003750                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    102969189                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 72299985                       # num instructions producing a value
system.cpu0.iew.wb_consumers                164797720                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.786792                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.438720                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       10304721                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          19462                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           401148                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    107777826                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.941839                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.032672                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     32113960     29.80%     29.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62381759     57.88%     87.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8068866      7.49%     95.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2447016      2.27%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       955425      0.89%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       266971      0.25%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       484918      0.45%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       888526      0.82%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       170385      0.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    107777826                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            89932930                       # Number of instructions committed
system.cpu0.commit.committedOps             101509364                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22375140                       # Number of memory references committed
system.cpu0.commit.loads                     13713521                       # Number of loads committed
system.cpu0.commit.membars                       9974                       # Number of memory barriers committed
system.cpu0.commit.branches                  16036756                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 91628291                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2567570                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        78617768     77.45%     77.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13713521     13.51%     91.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8661603      8.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        101509364                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               170385                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   219379439                       # The number of ROB reads
system.cpu0.rob.rob_writes                  225098979                       # The number of ROB writes
system.cpu0.timesIdled                        1056117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       21623553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   89932930                       # Number of Instructions Simulated
system.cpu0.committedOps                    101509364                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.455219                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.455219                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.687182                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.687182                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               121063340                       # number of integer regfile reads
system.cpu0.int_regfile_writes               71267709                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                354748745                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                54715821                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22852714                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 14068                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           167375                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          118.585125                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19999347                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           167503                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           119.396948                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       4041244000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   118.585125                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.926446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.926446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20465114                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20465114                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11570912                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11570912                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8416617                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8416617                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5546                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4875                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4875                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     19987529                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19987529                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     19987529                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19987529                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       205853                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       205853                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        89752                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89752                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          880                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1029                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1029                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       295605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        295605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       295605                       # number of overall misses
system.cpu0.dcache.overall_misses::total       295605                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   8589177000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8589177000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4089670075                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4089670075                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     20882000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     20882000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     17718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      4670000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      4670000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  12678847075                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12678847075                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  12678847075                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12678847075                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11776765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11776765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8506369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8506369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5904                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5904                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20283134                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20283134                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20283134                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20283134                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.017480                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017480                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.010551                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010551                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.136944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.136944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.174289                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.174289                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.014574                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014574                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014574                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014574                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 41724.808480                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41724.808480                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 45566.339190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45566.339190                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 23729.545455                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23729.545455                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 17218.658892                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17218.658892                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 42891.179361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42891.179361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 42891.179361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42891.179361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        10814                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              588                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.391156                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        67261                       # number of writebacks
system.cpu0.dcache.writebacks::total            67261                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        68254                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        68254                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        58140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        58140                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          374                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          374                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       126394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       126394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       126394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       126394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       137599                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       137599                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        31612                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        31612                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          506                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          506                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1028                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1028                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       169211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       169211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       169211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       169211                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6021147001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6021147001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1373176860                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1373176860                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     11232000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11232000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     15923997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15923997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      4408000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      4408000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   7394323861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7394323861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   7394323861                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7394323861                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.003716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.078743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.078743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.174119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.174119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.008342                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008342                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.008342                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008342                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 43758.653777                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43758.653777                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 43438.468303                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43438.468303                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 22197.628458                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22197.628458                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 15490.269455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15490.269455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 43698.836725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43698.836725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 43698.836725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43698.836725                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1183579                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.993176                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12797231                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1183707                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.811148                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         49631000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   127.993176                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15221188                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15221188                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     12797231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12797231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12797231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12797231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12797231                       # number of overall hits
system.cpu0.icache.overall_hits::total       12797231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1240249                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1240249                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1240249                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1240249                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1240249                       # number of overall misses
system.cpu0.icache.overall_misses::total      1240249                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  54949699000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  54949699000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  54949699000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  54949699000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  54949699000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  54949699000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14037480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14037480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14037480                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14037480                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14037480                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14037480                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.088353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.088353                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.088353                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.088353                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.088353                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.088353                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 44305.376582                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44305.376582                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 44305.376582                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44305.376582                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 44305.376582                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44305.376582                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1183579                       # number of writebacks
system.cpu0.icache.writebacks::total          1183579                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        56540                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        56540                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        56540                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        56540                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        56540                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        56540                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1183709                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1183709                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1183709                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1183709                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1183709                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1183709                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  51372881000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  51372881000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  51372881000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  51372881000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  51372881000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  51372881000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.084325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.084325                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084325                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.084325                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084325                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 43399.924306                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43399.924306                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 43399.924306                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43399.924306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 43399.924306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43399.924306                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14526649                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8394994                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           358834                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7928619                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6919796                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.276183                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1992250                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             39183                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         451960                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            449682                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            2278                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3023                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        79687712                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          19656844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      83156619                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14526649                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9361728                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     55289443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 727491                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3720                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11547374                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               114441                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          75313856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.245682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.911291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                24293543     32.26%     32.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8223488     10.92%     43.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                42796825     56.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            75313856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.182295                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.043531                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                17307229                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10098937                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36972262                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             10600761                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                334667                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4290949                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                29353                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              92481324                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                51327                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                334667                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                19607242                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 989737                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        428083                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45257709                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8696418                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              92039673                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6569016                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 85775                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   620                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          118131203                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            428177920                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       119416779                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            104263977                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13867223                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             15508                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         10093                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9353618                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11402663                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6785401                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4174745                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1495771                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  91154325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              19742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83961275                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1065612                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8577864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     34190979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           679                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     75313856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.114818                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.570903                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8446267     11.21%     11.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49773903     66.09%     77.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17093686     22.70%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       75313856                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51484414     95.08%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     2      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1959372      3.62%     98.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               704700      1.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65857055     78.44%     78.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483885      0.58%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     79.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11108007     13.23%     92.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6506922      7.75%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83961275                       # Type of FU issued
system.cpu1.iq.rate                          1.053629                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54148488                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.644922                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         298450505                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         99753399                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     83726976                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             138109763                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1729062                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       682851                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1476                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       390906                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        69392                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                334667                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 918090                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                65405                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           91174161                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            65242                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11402663                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6785401                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              9965                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2534                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                43355                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1476                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        172395                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       177179                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              349574                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             83852280                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11079442                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           108994                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           94                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17573078                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12876970                       # Number of branches executed
system.cpu1.iew.exec_stores                   6493636                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.052261                       # Inst execution rate
system.cpu1.iew.wb_sent                      83739428                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     83726976                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 61880452                       # num instructions producing a value
system.cpu1.iew.wb_consumers                147193340                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.050689                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.420403                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        8577960                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          19063                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           329756                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     74094928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.114735                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.031149                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     12063144     16.28%     16.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51649639     69.71%     85.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6300633      8.50%     94.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1823408      2.46%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       777028      1.05%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       117437      0.16%     98.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       445790      0.60%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       837755      1.13%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        80094      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74094928                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            73203944                       # Number of instructions committed
system.cpu1.commit.committedOps              82596203                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      17114307                       # Number of memory references committed
system.cpu1.commit.loads                     10719812                       # Number of loads committed
system.cpu1.commit.membars                       9549                       # Number of memory barriers committed
system.cpu1.commit.branches                  12766977                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 75353412                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2321051                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65010756     78.71%     78.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.56%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10719812     12.98%     92.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6394495      7.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         82596203                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                80094                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   165142438                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183567403                       # The number of ROB writes
system.cpu1.timesIdled                         215848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        4373856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    51184410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   73203944                       # Number of Instructions Simulated
system.cpu1.committedOps                     82596203                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.088571                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.088571                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.918635                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.918635                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                99531882                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59769821                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                287915394                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                44461878                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17314451                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 14652                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            30976                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           67.387988                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15267973                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            31090                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           491.089514                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      77257104000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    67.387988                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.526469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.526469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15364732                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15364732                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8887582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8887582                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6368695                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6368695                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5244                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5244                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3440                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3440                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15256277                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15256277                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15256277                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15256277                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        42642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        42642                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        17793                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17793                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          940                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          940                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2043                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2043                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        60435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         60435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        60435                       # number of overall misses
system.cpu1.dcache.overall_misses::total        60435                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1845215000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1845215000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    735220256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    735220256                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     21867000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21867000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     37297000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     37297000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      5839000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5839000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2580435256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2580435256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2580435256                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2580435256                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8930224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8930224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6386488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6386488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5483                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5483                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15316712                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15316712                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15316712                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15316712                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004775                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002786                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002786                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.152005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.152005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.372606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.372606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.003946                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003946                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.003946                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003946                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 43272.243328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43272.243328                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 41320.758501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41320.758501                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 23262.765957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23262.765957                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 18255.996084                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18255.996084                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 42697.695971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42697.695971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 42697.695971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42697.695971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        18103                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1384                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    13.080202                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        12092                       # number of writebacks
system.cpu1.dcache.writebacks::total            12092                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        15456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15456                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         7928                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7928                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          400                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          400                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        23384                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        23384                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        23384                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        23384                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        27186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        27186                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         9865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9865                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2043                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2043                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        37051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        37051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37051                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1191397000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1191397000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    408173276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    408173276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11057000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11057000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     33524993                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33524993                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      5525000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5525000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1599570276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1599570276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1599570276                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1599570276                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003044                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003044                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.087322                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.087322                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.372606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.372606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.002419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.002419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 43823.916722                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43823.916722                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 41375.902281                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41375.902281                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 20475.925926                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20475.925926                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 16409.688204                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16409.688204                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 43172.121562                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43172.121562                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 43172.121562                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43172.121562                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           302118                       # number of replacements
system.cpu1.icache.tags.tagsinuse           77.639805                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11209877                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           302246                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.088587                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      64936884000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    77.639805                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.606561                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.606561                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11849628                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11849628                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11209877                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11209877                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11209877                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11209877                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11209877                       # number of overall hits
system.cpu1.icache.overall_hits::total       11209877                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       337496                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       337496                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       337496                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        337496                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       337496                       # number of overall misses
system.cpu1.icache.overall_misses::total       337496                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  15076049000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15076049000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  15076049000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15076049000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  15076049000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15076049000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11547373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11547373                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11547373                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11547373                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11547373                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11547373                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.029227                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.029227                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.029227                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.029227                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.029227                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.029227                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 44670.304241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44670.304241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 44670.304241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44670.304241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 44670.304241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44670.304241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     6.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       302118                       # number of writebacks
system.cpu1.icache.writebacks::total           302118                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        35241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        35241                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        35241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        35241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        35241                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        35241                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       302255                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       302255                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       302255                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       302255                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       302255                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       302255                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  13789424000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  13789424000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  13789424000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  13789424000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  13789424000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  13789424000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.026175                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.026175                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.026175                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.026175                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.026175                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.026175                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 45621.822633                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45621.822633                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 45621.822633                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45621.822633                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 45621.822633                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45621.822633                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14557359                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8403518                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           364261                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7972386                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6935601                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.995299                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2001694                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39773                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         453744                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            451585                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2159                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3028                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        79687403                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          19687253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      83358867                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14557359                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9388880                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     55324638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 737829                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         7961                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 11595562                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               115919                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          75389029                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.247652                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.910658                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                24236734     32.15%     32.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8245313     10.94%     43.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                42906982     56.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            75389029                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.182681                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.046073                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                17341527                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9990171                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 37170788                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             10546184                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                340359                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4306126                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                28821                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              92714344                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                50316                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                340359                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                19624021                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 983777                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        417378                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45419028                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8604466                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              92262936                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6509461                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 75362                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   830                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          118388616                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            429240933                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       119737052                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            104279446                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                14109166                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             15047                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          9624                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9279540                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11428404                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6802627                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4210673                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1529193                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  91365499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              19105                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 84031647                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1085275                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        8745435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     34871439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           641                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     75389029                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.114640                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.571168                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8471275     11.24%     11.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           49803861     66.06%     77.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17113893     22.70%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       75389029                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51469077     95.05%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1957921      3.62%     98.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               720476      1.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             65903304     78.43%     78.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483525      0.58%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     79.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11120206     13.23%     92.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6519206      7.76%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              84031647                       # Type of FU issued
system.cpu2.iq.rate                          1.054516                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   54147474                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.644370                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         298685071                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        100131444                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     83796040                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             138179121                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1730634                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       697971                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1427                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       401146                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        68140                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         3093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                340359                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 933884                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                43069                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           91384801                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            67798                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11428404                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6802627                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              9549                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2585                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                21076                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1427                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        177614                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       178240                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              355854                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             83921251                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             11090267                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           110395                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                          197                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17595802                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12879503                       # Number of branches executed
system.cpu2.iew.exec_stores                   6505535                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.053131                       # Inst execution rate
system.cpu2.iew.wb_sent                      83808110                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     83796040                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61910467                       # num instructions producing a value
system.cpu2.iew.wb_consumers                147231554                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.051559                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.420497                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        8745831                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          18464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           335706                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     74148034                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.114516                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.030143                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     12089141     16.30%     16.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51661943     69.67%     85.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6296723      8.49%     94.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1840582      2.48%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       781042      1.05%     98.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       114901      0.15%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       460906      0.62%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       824443      1.11%     99.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        78353      0.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74148034                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            73238004                       # Number of instructions committed
system.cpu2.commit.committedOps              82639169                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      17131914                       # Number of memory references committed
system.cpu2.commit.loads                     10730433                       # Number of loads committed
system.cpu2.commit.membars                       9333                       # Number of memory barriers committed
system.cpu2.commit.branches                  12767848                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 75406811                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2326091                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        65036158     78.70%     78.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.56%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10730433     12.98%     92.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6401481      7.75%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         82639169                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                78353                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   165411086                       # The number of ROB reads
system.cpu2.rob.rob_writes                  184011080                       # The number of ROB writes
system.cpu2.timesIdled                         214561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        4298374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    51184719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   73238004                       # Number of Instructions Simulated
system.cpu2.committedOps                     82639169                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.088061                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.088061                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.919066                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.919066                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                99619368                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59837508                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                288167365                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                44438207                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17334358                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 14702                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            34304                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           68.951498                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15280950                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            34424                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           443.903962                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     102705601000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    68.951498                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.538684                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.538684                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15385311                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15385311                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8897100                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8897100                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6371159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6371159                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5180                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5180                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3557                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3557                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15268259                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15268259                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15268259                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15268259                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        43493                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        43493                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        22482                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        22482                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          850                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          850                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1773                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1773                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        65975                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         65975                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        65975                       # number of overall misses
system.cpu2.dcache.overall_misses::total        65975                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1942767000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1942767000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    990037521                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    990037521                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     19137000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     19137000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     31708000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31708000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      4917000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4917000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2932804521                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2932804521                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2932804521                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2932804521                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8940593                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8940593                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6393641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6393641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5330                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5330                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15334234                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15334234                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15334234                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15334234                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.004865                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004865                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.003516                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003516                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.140962                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.140962                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.332645                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.332645                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.004302                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004302                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.004302                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004302                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 44668.498379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44668.498379                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 44036.897118                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44036.897118                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 22514.117647                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22514.117647                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 17883.812747                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17883.812747                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 44453.270496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44453.270496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 44453.270496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44453.270496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        22568                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1603                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    14.078603                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        14613                       # number of writebacks
system.cpu2.dcache.writebacks::total            14613                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        14927                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14927                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        10661                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        10661                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          295                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          295                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        25588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        25588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        25588                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        25588                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        28566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        28566                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        11821                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        11821                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          555                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          555                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1773                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1773                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        40387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        40387                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40387                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1275813000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1275813000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    510580268                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    510580268                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     11535000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11535000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     28435990                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28435990                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      4643000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4643000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1786393268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1786393268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1786393268                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1786393268                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.001849                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.092040                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.092040                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.332645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.332645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.002634                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002634                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.002634                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002634                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 44661.940769                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44661.940769                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 43192.645969                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43192.645969                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 20783.783784                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20783.783784                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 16038.347434                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16038.347434                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 44231.888182                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44231.888182                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 44231.888182                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44231.888182                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           300826                       # number of replacements
system.cpu2.icache.tags.tagsinuse           77.651447                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11258867                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           300954                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.410591                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      65171230000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    77.651447                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.606652                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.606652                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11896516                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11896516                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11258867                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11258867                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11258867                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11258867                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11258867                       # number of overall hits
system.cpu2.icache.overall_hits::total       11258867                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       336694                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       336694                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       336694                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        336694                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       336694                       # number of overall misses
system.cpu2.icache.overall_misses::total       336694                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  14995278000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  14995278000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  14995278000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  14995278000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  14995278000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  14995278000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11595561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11595561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11595561                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11595561                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11595561                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11595561                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.029036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.029036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.029036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.029036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.029036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.029036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 44536.813843                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44536.813843                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 44536.813843                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44536.813843                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 44536.813843                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44536.813843                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       300826                       # number of writebacks
system.cpu2.icache.writebacks::total           300826                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        35739                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        35739                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        35739                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        35739                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        35739                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        35739                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       300955                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       300955                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       300955                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       300955                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       300955                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       300955                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  13701070000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  13701070000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  13701070000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  13701070000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  13701070000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  13701070000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025954                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025954                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025954                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025954                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025954                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025954                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 45525.311093                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45525.311093                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 45525.311093                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45525.311093                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 45525.311093                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45525.311093                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14269635                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8106794                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           360960                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7835282                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6788443                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.639422                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2003749                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39343                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         454502                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            452283                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            2219                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2925                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        79687116                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          19550903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      82299272                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14269635                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9244475                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     55594300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 728297                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        11452                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11595384                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               113475                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          75520924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.231650                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.915053                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                24896733     32.97%     32.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8233044     10.90%     43.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                42391147     56.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            75520924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.179071                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.032780                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                17105716                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10864555                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36962549                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10252150                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                335954                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4310440                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                28448                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              91698343                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                49580                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                335954                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                19319295                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2094094                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        380731                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 44950619                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8440231                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              91259350                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6355701                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 98987                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   148                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          116446282                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            424680932                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       118679280                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102370441                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                14075838                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             13153                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7747                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9069146                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11295142                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6819767                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4366981                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1747905                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  90373212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15815                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83023918                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1073294                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        8776593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     35046391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     75520924                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.099350                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.583755                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            9488828     12.56%     12.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           49040274     64.94%     77.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16991822     22.50%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       75520924                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               50370273     94.88%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     94.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1957024      3.69%     98.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               760578      1.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             65020226     78.32%     78.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              483281      0.58%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10994366     13.24%     92.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6520639      7.85%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83023918                       # Type of FU issued
system.cpu3.iq.rate                          1.041874                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   53087875                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.639429                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         295729928                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         99167102                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82781245                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             136111793                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1784494                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       696350                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1664                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       421816                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        82693                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1398                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                335954                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1966863                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               101225                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           90389186                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            62478                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11295142                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6819767                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7700                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  4733                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                42403                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1664                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        173563                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       179415                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              352978                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82918170                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10966443                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           105747                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          159                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17473835                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12623999                       # Number of branches executed
system.cpu3.iew.exec_stores                   6507392                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.040547                       # Inst execution rate
system.cpu3.iew.wb_sent                      82791372                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82781245                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61210101                       # num instructions producing a value
system.cpu3.iew.wb_consumers                145759583                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.038828                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.419939                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        8777506                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          15401                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           332766                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     74278336                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.098738                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.084383                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     13940473     18.77%     18.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50064401     67.40%     86.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6049797      8.14%     94.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1834090      2.47%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       766922      1.03%     97.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       128838      0.17%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       445377      0.60%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       825475      1.11%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       222963      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     74278336                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72214405                       # Number of instructions committed
system.cpu3.commit.committedOps              81612434                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16996743                       # Number of memory references committed
system.cpu3.commit.loads                     10598792                       # Number of loads committed
system.cpu3.commit.membars                       7935                       # Number of memory barriers committed
system.cpu3.commit.branches                  12506326                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74644516                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327206                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64144660     78.60%     78.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10598792     12.99%     92.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6397951      7.84%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81612434                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               222963                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   164421803                       # The number of ROB reads
system.cpu3.rob.rob_writes                  182022542                       # The number of ROB writes
system.cpu3.timesIdled                         209632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        4166192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    51185006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72214405                       # Number of Instructions Simulated
system.cpu3.committedOps                     81612434                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.103480                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.103480                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.906224                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.906224                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98510148                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59463164                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284756003                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42904089                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17183190                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 13054                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           103052                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           69.306852                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14913408                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           103163                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           144.561597                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      78507336000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    69.306852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.541460                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.541460                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15255623                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15255623                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8584713                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8584713                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6319171                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6319171                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         4673                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4673                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4367                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4367                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     14903884                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14903884                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     14903884                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14903884                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       164762                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       164762                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        71071                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        71071                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          911                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          911                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       235833                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        235833                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       235833                       # number of overall misses
system.cpu3.dcache.overall_misses::total       235833                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   6602576000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6602576000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3400048017                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3400048017                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     34157000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     34157000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     14223000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     14223000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      5756000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5756000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  10002624017                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10002624017                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  10002624017                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10002624017                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8749475                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8749475                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6390242                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6390242                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15139717                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15139717                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15139717                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15139717                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018831                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.011122                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011122                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.195004                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.195004                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.172603                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.172603                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.015577                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015577                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.015577                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.015577                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 40073.414986                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40073.414986                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 47840.160079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47840.160079                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30174.028269                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30174.028269                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15612.513721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15612.513721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 42414.013378                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42414.013378                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 42414.013378                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42414.013378                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        14954                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              757                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    19.754293                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        50124                       # number of writebacks
system.cpu3.dcache.writebacks::total            50124                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        87809                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87809                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        43633                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        43633                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          636                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          636                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       131442                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       131442                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       131442                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       131442                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        76953                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        76953                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        27438                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        27438                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          496                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          496                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          911                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          911                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       104391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       104391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       104391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       104391                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3449230000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3449230000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1244313853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1244313853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     10650000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     10650000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     12714998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12714998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      5442000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5442000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4693543853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4693543853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4693543853                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4693543853                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008795                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008795                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.004294                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004294                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.085444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.085444                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.172603                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.172603                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.006895                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006895                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.006895                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006895                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 44822.554026                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44822.554026                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 45350.020155                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45350.020155                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 21471.774194                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21471.774194                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13957.187706                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13957.187706                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 44961.192564                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44961.192564                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 44961.192564                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44961.192564                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           297680                       # number of replacements
system.cpu3.icache.tags.tagsinuse           77.637981                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11263474                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           297808                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            37.821261                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      66050976000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    77.637981                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.606547                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.606547                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11893194                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11893194                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11263474                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11263474                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11263474                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11263474                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11263474                       # number of overall hits
system.cpu3.icache.overall_hits::total       11263474                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       331910                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       331910                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       331910                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        331910                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       331910                       # number of overall misses
system.cpu3.icache.overall_misses::total       331910                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  14677196000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  14677196000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  14677196000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  14677196000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  14677196000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  14677196000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11595384                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11595384                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11595384                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11595384                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11595384                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11595384                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.028624                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.028624                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.028624                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.028624                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.028624                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.028624                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 44220.409147                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44220.409147                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 44220.409147                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44220.409147                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 44220.409147                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44220.409147                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       297680                       # number of writebacks
system.cpu3.icache.writebacks::total           297680                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        34100                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        34100                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        34100                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        34100                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        34100                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        34100                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       297810                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       297810                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       297810                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       297810                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       297810                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       297810                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  13408660000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  13408660000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  13408660000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  13408660000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  13408660000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  13408660000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.025683                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.025683                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.025683                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.025683                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.025683                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.025683                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 45024.210067                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45024.210067                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 45024.210067                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45024.210067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 45024.210067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45024.210067                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               22160857                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         15915295                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           404029                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            11955547                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               10848265                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            90.738341                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2031235                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39246                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         480356                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            478664                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            1692                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         2890                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        79686825                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          21076973                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     113077592                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   22160857                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          13358164                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     52338771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 883241                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.TlbCycles                        56                       # Number of cycles fetch has spent waiting for tlb
system.cpu4.fetch.MiscStallCycles                 130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles        12384                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 11897725                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               171553                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          73869954                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.674261                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.361221                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                27036839     36.60%     36.60% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3277302      4.44%     41.04% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                10267165     13.90%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                33288648     45.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            73869954                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.278099                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.419025                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                18921194                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             10160810                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 41754487                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2619214                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                414249                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4346359                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                27567                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             121487634                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                65557                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                414249                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                20354325                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                5942745                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1243280                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 42685970                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              3229385                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             120644169                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                  112                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents               1693000                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                289794                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   415                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          171163037                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            559641830                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       150576410                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            155783017                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                15380009                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             47185                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         41786                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  5358335                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            15279348                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6794495                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          2041061                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1755420                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 119127412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded              84150                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                113752337                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           733445                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        8340342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     26617675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           357                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     73869954                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.539900                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.033829                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           16878490     22.85%     22.85% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13653352     18.48%     41.33% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           29915351     40.50%     81.83% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           13422761     18.17%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       73869954                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               23516766     77.77%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    16      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     77.77% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4465200     14.77%     92.54% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2255110      7.46%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             91429055     80.38%     80.38% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              479103      0.42%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.80% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            15162290     13.33%     94.13% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6676483      5.87%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             113752337                       # Type of FU issued
system.cpu4.iq.rate                          1.427492                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   30237092                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.265815                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         332345164                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        127553713                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    113259685                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             143989429                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1955208                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       829305                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1813                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       229913                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads       121081                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                414249                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                4854405                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               324064                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          119211813                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           110868                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             15279348                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6794495                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             41713                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                106858                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                98193                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1813                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        180275                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       218926                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              399201                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            113497212                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             15117195                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           255124                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          251                       # number of nop insts executed
system.cpu4.iew.exec_refs                    21772489                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                20122002                       # Number of branches executed
system.cpu4.iew.exec_stores                   6655294                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.424291                       # Inst execution rate
system.cpu4.iew.wb_sent                     113310436                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    113259685                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 78317663                       # num instructions producing a value
system.cpu4.iew.wb_consumers                169483719                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.421310                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.462095                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        8340866                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls          83793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           376658                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     72641183                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.526286                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.889771                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     21268019     29.28%     29.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     30553635     42.06%     71.34% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8135031     11.20%     82.54% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      2918300      4.02%     86.56% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      4349669      5.99%     92.54% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       433046      0.60%     93.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1002393      1.38%     94.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2134361      2.94%     97.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1846729      2.54%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     72641183                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           101235669                       # Number of instructions committed
system.cpu4.commit.committedOps             110871220                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      21014625                       # Number of memory references committed
system.cpu4.commit.loads                     14450043                       # Number of loads committed
system.cpu4.commit.membars                      42251                       # Number of memory barriers committed
system.cpu4.commit.branches                  19796492                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 96746753                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2394253                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        89385585     80.62%     80.62% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.42%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.05% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       14450043     13.03%     94.08% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6564582      5.92%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        110871220                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1846729                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   189537208                       # The number of ROB reads
system.cpu4.rob.rob_writes                  239654734                       # The number of ROB writes
system.cpu4.timesIdled                         294135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                        5816871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    51185297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  101235669                       # Number of Instructions Simulated
system.cpu4.committedOps                    110871220                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.787142                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.787142                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.270419                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.270419                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               132419179                       # number of integer regfile reads
system.cpu4.int_regfile_writes               71819577                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                388761589                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                85814689                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               21661788                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 12055                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements           228103                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           72.890903                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           18513655                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           228223                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            81.120899                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      63609924000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    72.890903                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.569460                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.569460                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         19489256                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        19489256                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     12107555                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       12107555                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6395940                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6395940                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5004                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5004                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4674                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4674                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     18503495                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        18503495                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     18503495                       # number of overall hits
system.cpu4.dcache.overall_hits::total       18503495                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       583930                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       583930                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       161195                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       161195                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          541                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          541                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          475                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          475                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       745125                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        745125                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       745125                       # number of overall misses
system.cpu4.dcache.overall_misses::total       745125                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  20888037000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20888037000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   7611240137                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   7611240137                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     13013000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     13013000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data      5904000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      5904000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      4144000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      4144000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  28499277137                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  28499277137                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  28499277137                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  28499277137                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     12691485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     12691485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6557135                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6557135                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5149                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5149                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     19248620                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     19248620                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     19248620                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     19248620                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.046010                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.046010                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.024583                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.024583                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.097565                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.097565                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.092251                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.092251                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.038711                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.038711                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.038711                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.038711                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 35771.474321                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 35771.474321                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 47217.594448                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 47217.594448                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 24053.604436                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 24053.604436                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 12429.473684                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 12429.473684                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 38247.645881                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 38247.645881                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 38247.645881                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 38247.645881                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         6825                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              495                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    13.787879                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks       109055                       # number of writebacks
system.cpu4.dcache.writebacks::total           109055                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       410012                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       410012                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data       105601                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       105601                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          161                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       515613                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       515613                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       515613                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       515613                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       173918                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       173918                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        55594                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        55594                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          380                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          380                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          475                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          475                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       229512                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       229512                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       229512                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       229512                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   7516423003                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7516423003                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   2409812210                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2409812210                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      8299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      8299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      5179326                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      5179326                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      3918000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      3918000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   9926235213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9926235213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   9926235213                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9926235213                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.013704                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.013704                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.008478                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.008478                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.068530                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.068530                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.092251                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.092251                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.011924                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.011924                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.011924                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.011924                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 43218.200549                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 43218.200549                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 43346.623916                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 43346.623916                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 21839.473684                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21839.473684                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 10903.844211                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 10903.844211                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 43249.308154                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43249.308154                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 43249.308154                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43249.308154                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           364963                       # number of replacements
system.cpu4.icache.tags.tagsinuse           77.698122                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           11458781                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           365091                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            31.386096                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      62151951000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    77.698122                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.607017                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.607017                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         12262815                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        12262815                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     11458781                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11458781                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     11458781                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11458781                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     11458781                       # number of overall hits
system.cpu4.icache.overall_hits::total       11458781                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       438943                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       438943                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       438943                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        438943                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       438943                       # number of overall misses
system.cpu4.icache.overall_misses::total       438943                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst  18524248999                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total  18524248999                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst  18524248999                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total  18524248999                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst  18524248999                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total  18524248999                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     11897724                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11897724                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     11897724                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11897724                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     11897724                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11897724                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.036893                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.036893                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.036893                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.036893                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.036893                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.036893                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 42201.946492                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 42201.946492                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 42201.946492                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 42201.946492                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 42201.946492                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 42201.946492                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    12.250000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       364963                       # number of writebacks
system.cpu4.icache.writebacks::total           364963                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst        73852                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        73852                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst        73852                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        73852                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst        73852                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        73852                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       365091                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       365091                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       365091                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       365091                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       365091                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       365091                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst  16304915999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total  16304915999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst  16304915999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total  16304915999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst  16304915999                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total  16304915999                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.030686                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.030686                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.030686                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.030686                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.030686                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.030686                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 44659.868359                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 44659.868359                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 44659.868359                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 44659.868359                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 44659.868359                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 44659.868359                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               24458706                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         18091697                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           421656                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            13069141                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12026638                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            92.023171                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2071735                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40570                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         495583                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            492063                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3520                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         2931                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        79686539                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          21932266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     122339107                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   24458706                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          14590436                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     51217765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 936237                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.TlbCycles                        48                       # Number of cycles fetch has spent waiting for tlb
system.cpu5.fetch.MiscStallCycles                 170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         9057                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                 12138910                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               192194                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          73627435                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.807506                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.326776                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                23343903     31.71%     31.71% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3223265      4.38%     36.08% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11322042     15.38%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                35738225     48.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            73627435                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.306936                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.535254                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                20760738                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4321549                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 46189369                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1916562                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                439217                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4421531                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                29113                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             130650510                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                69295                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                439217                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                21915092                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 982234                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1516595                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 46937464                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1836833                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             129753945                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                853634                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                182793                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1010                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          187382781                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            601599319                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       160768034                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            170725743                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                16657027                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             56546                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         51147                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3515396                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16464133                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6889041                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           817069                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1139879                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 128123677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             102796                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                122243740                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           805746                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        8982604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     28546619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     73627435                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.660301                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.970855                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           12622453     17.14%     17.14% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13585438     18.45%     35.60% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           33600330     45.64%     81.23% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           13819214     18.77%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       73627435                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               26410673     79.31%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     8      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     79.31% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4703998     14.13%     93.43% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2186321      6.57%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             98710316     80.75%     80.75% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479312      0.39%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.14% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16265377     13.31%     94.45% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6783329      5.55%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             122243740                       # Type of FU issued
system.cpu5.iq.rate                          1.534058                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   33301000                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.272415                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         352221660                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        137210407                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    121838494                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             155544740                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1770361                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       887690                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1349                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       243039                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        24168                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                439217                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 929016                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                45937                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          128226715                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           110430                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16464133                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6889041                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             51097                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  6232                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                19989                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1349                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        178845                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       236842                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              415687                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            121990410                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16220859                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           253329                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          242                       # number of nop insts executed
system.cpu5.iew.exec_refs                    22981425                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22183282                       # Number of branches executed
system.cpu5.iew.exec_stores                   6760566                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.530879                       # Inst execution rate
system.cpu5.iew.wb_sent                     121898623                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    121838494                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 83661373                       # num instructions producing a value
system.cpu5.iew.wb_consumers                177671967                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.528972                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470875                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        8982989                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         102386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           392755                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     72309455                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.649077                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.865181                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     15920581     22.02%     22.02% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34228961     47.34%     69.35% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8440589     11.67%     81.03% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3118183      4.31%     85.34% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      4940726      6.83%     92.17% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       406672      0.56%     92.73% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1196098      1.65%     94.39% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2654831      3.67%     98.06% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1402814      1.94%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     72309455                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           109486603                       # Number of instructions committed
system.cpu5.commit.committedOps             119243869                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22222445                       # Number of memory references committed
system.cpu5.commit.loads                     15576443                       # Number of loads committed
system.cpu5.commit.membars                      51481                       # Number of memory barriers committed
system.cpu5.commit.branches                  21834580                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                103182475                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2441474                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        96550816     80.97%     80.97% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.39%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15576443     13.06%     94.43% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6646002      5.57%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        119243869                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1402814                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   198544203                       # The number of ROB reads
system.cpu5.rob.rob_writes                  257773419                       # The number of ROB writes
system.cpu5.timesIdled                         303400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                        6059104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    51185583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  109486603                       # Number of Instructions Simulated
system.cpu5.committedOps                    119243869                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.727820                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.727820                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.373966                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.373966                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               141853172                       # number of integer regfile reads
system.cpu5.int_regfile_writes               75416999                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                417914128                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                97412054                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23031132                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12650                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            32124                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           68.999894                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           20668001                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            32235                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           641.166465                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      62459381000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    68.999894                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.539062                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.539062                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         20760885                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        20760885                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14035231                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14035231                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6622878                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6622878                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         4689                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         4689                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4323                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4323                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     20658109                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20658109                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     20658109                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20658109                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        41715                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        41715                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        15512                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        15512                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1003                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1003                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          906                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          906                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        57227                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         57227                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        57227                       # number of overall misses
system.cpu5.dcache.overall_misses::total        57227                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   1869636000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1869636000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    701860455                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    701860455                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     30554000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     30554000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     13452000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     13452000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      5896000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      5896000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   2571496455                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2571496455                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   2571496455                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2571496455                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14076946                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14076946                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6638390                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6638390                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5229                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5229                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     20715336                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20715336                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     20715336                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20715336                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.002963                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.002963                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.002337                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002337                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.176212                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.176212                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.173264                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.173264                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.002763                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.002763                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.002763                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.002763                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 44819.273643                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 44819.273643                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 45246.290291                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 45246.290291                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 30462.612164                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 30462.612164                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 14847.682119                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 14847.682119                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 44935.021144                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 44935.021144                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 44935.021144                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 44935.021144                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         8649                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              460                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    18.802174                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks        13993                       # number of writebacks
system.cpu5.dcache.writebacks::total            13993                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        15123                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        15123                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         8004                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         8004                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          549                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          549                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        23127                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        23127                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        23127                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        23127                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        26592                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        26592                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         7508                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         7508                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          454                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          454                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          905                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          905                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        34100                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        34100                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        34100                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        34100                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   1185692000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1185692000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    344025878                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    344025878                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      9673000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      9673000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     11959997                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     11959997                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      5578000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      5578000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   1529717878                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1529717878                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   1529717878                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1529717878                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.001889                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.001889                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.001131                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001131                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.079761                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.079761                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.173073                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.173073                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.001646                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.001646                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 44588.297232                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 44588.297232                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 45821.241076                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 45821.241076                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 21306.167401                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21306.167401                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 13215.466298                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 13215.466298                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 44859.761818                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 44859.761818                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 44859.761818                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 44859.761818                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           383221                       # number of replacements
system.cpu5.icache.tags.tagsinuse           77.737585                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           11672439                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           383349                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            30.448596                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      60667284000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    77.737585                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.607325                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.607325                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         12522258                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        12522258                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     11672439                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11672439                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     11672439                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11672439                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     11672439                       # number of overall hits
system.cpu5.icache.overall_hits::total       11672439                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       466470                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       466470                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       466470                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        466470                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       466470                       # number of overall misses
system.cpu5.icache.overall_misses::total       466470                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst  19658184000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total  19658184000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst  19658184000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total  19658184000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst  19658184000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total  19658184000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12138909                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12138909                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12138909                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12138909                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12138909                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12138909                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.038428                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.038428                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.038428                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.038428                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.038428                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.038428                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 42142.440028                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 42142.440028                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 42142.440028                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 42142.440028                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 42142.440028                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 42142.440028                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    10.200000                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       383221                       # number of writebacks
system.cpu5.icache.writebacks::total           383221                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst        83121                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        83121                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst        83121                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        83121                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst        83121                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        83121                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       383349                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       383349                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       383349                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       383349                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       383349                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       383349                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst  17249425000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total  17249425000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst  17249425000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total  17249425000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst  17249425000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total  17249425000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.031580                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.031580                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.031580                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.031580                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.031580                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.031580                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 44996.661006                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 44996.661006                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 44996.661006                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 44996.661006                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 44996.661006                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 44996.661006                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               24506531                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         18181229                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           415624                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            13098071                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12050789                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            92.004304                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2059052                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40725                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         490763                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            488541                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            2222                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         2930                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        79686247                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          21949924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     122414802                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   24506531                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          14598382                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     51215529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 924833                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                 214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles         3302                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                 12075994                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               188890                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          73631408                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.807646                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.326595                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                23336661     31.69%     31.69% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3224122      4.38%     36.07% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11336492     15.40%     51.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                35734133     48.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            73631408                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.307538                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.536210                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                20742140                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4358104                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 46166320                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              1931311                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                433533                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4395943                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                29087                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             130656035                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                69166                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                433533                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                21904946                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 972207                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1550154                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 46921155                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1849413                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             129761164                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                864868                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                175083                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1571                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          187664668                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            601604230                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       160696468                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            171121971                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                16542694                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             56394                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         51004                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3552614                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16469876                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6863037                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           772745                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1109297                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 128159408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             102908                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                122317400                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           805516                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        8895837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     28366160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           263                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     73631408                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.661212                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.971132                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           12625714     17.15%     17.15% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13541973     18.39%     35.54% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           33615736     45.65%     81.19% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           13847985     18.81%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       73631408                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               26588249     79.46%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     7      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     79.46% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4690097     14.02%     93.47% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2183916      6.53%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             98807495     80.78%     80.78% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              478837      0.39%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16269182     13.30%     94.48% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6756480      5.52%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             122317400                       # Type of FU issued
system.cpu6.iq.rate                          1.534988                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   33462269                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.273569                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         352533992                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        137159457                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    121914006                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             155779669                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1758231                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       889215                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1345                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       232887                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        23935                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         1408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                433533                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 922501                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                41123                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          128262527                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           108876                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16469876                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6863037                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             50956                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  6196                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                15429                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1345                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        178510                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       230829                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              409339                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            122063983                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16223680                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           253416                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          211                       # number of nop insts executed
system.cpu6.iew.exec_refs                    22957702                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                22232965                       # Number of branches executed
system.cpu6.iew.exec_stores                   6734022                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.531807                       # Inst execution rate
system.cpu6.iew.wb_sent                     121974630                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    121914006                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 83786025                       # num instructions producing a value
system.cpu6.iew.wb_consumers                177949134                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.529925                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470843                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        8896342                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         102645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           386741                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     72325777                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.650400                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.867578                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     15916148     22.01%     22.01% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     34262481     47.37%     69.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8414930     11.63%     81.01% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3099954      4.29%     85.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      4953100      6.85%     92.15% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       400643      0.55%     92.70% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1196722      1.65%     94.36% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2676063      3.70%     98.06% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1405736      1.94%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     72325777                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           109635912                       # Number of instructions committed
system.cpu6.commit.committedOps             119366479                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22210811                       # Number of memory references committed
system.cpu6.commit.loads                     15580661                       # Number of loads committed
system.cpu6.commit.membars                      51835                       # Number of memory barriers committed
system.cpu6.commit.branches                  21889447                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                103218090                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2427199                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        96684639     81.00%     81.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465623      0.39%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15580661     13.05%     94.45% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6630150      5.55%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        119366479                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1405736                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   198588990                       # The number of ROB reads
system.cpu6.rob.rob_writes                  257832797                       # The number of ROB writes
system.cpu6.timesIdled                         303667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                        6054839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    51185875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  109635912                       # Number of Instructions Simulated
system.cpu6.committedOps                    119366479                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.726826                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.726826                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.375845                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.375845                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               141925160                       # number of integer regfile reads
system.cpu6.int_regfile_writes               75339760                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                418107622                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                97853089                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23010390                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 10760                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            35729                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           73.702417                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20661941                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            35849                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           576.360317                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      60843424000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    73.702417                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.575800                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.575800                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         20763213                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        20763213                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14047852                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14047852                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6604744                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6604744                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         4294                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         4294                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4286                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4286                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     20652596                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20652596                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     20652596                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20652596                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        44560                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        44560                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        18278                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        18278                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          874                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          874                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          702                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          702                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        62838                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         62838                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        62838                       # number of overall misses
system.cpu6.dcache.overall_misses::total        62838                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   2039411000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2039411000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    826417488                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    826417488                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     35199000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     35199000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     11910000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     11910000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data      1596000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1596000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   2865828488                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2865828488                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   2865828488                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2865828488                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14092412                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14092412                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6623022                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6623022                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         4988                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         4988                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     20715434                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20715434                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     20715434                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20715434                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.003162                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.003162                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.002760                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.002760                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.169118                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.169118                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.140738                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.140738                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.003033                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.003033                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.003033                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.003033                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 45767.751346                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 45767.751346                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 45213.780939                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 45213.780939                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 40273.455378                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 40273.455378                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 16965.811966                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 16965.811966                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 45606.615233                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 45606.615233                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 45606.615233                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 45606.615233                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs        17425                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs             1121                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    15.544157                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks        16617                       # number of writebacks
system.cpu6.dcache.writebacks::total            16617                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        16394                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        16394                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         8941                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         8941                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          716                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          716                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        25335                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        25335                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        25335                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        25335                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        28166                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        28166                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         9337                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         9337                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          158                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          158                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          701                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          701                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        37503                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        37503                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        37503                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        37503                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   1267617001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1267617001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    440359335                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    440359335                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      3354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      3354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     10592000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     10592000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      1512000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      1512000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   1707976336                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1707976336                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   1707976336                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1707976336                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.001410                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001410                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.030573                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.030573                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.140537                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.140537                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.001810                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001810                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.001810                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001810                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 45005.219094                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 45005.219094                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 47162.829067                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 47162.829067                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 21227.848101                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21227.848101                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 15109.843081                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 15109.843081                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 45542.392235                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 45542.392235                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 45542.392235                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 45542.392235                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           385103                       # number of replacements
system.cpu6.icache.tags.tagsinuse           77.727144                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           11607581                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           385231                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            30.131482                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      60452014000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    77.727144                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.607243                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.607243                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         12461247                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        12461247                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     11607581                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11607581                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     11607581                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11607581                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     11607581                       # number of overall hits
system.cpu6.icache.overall_hits::total       11607581                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       468412                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       468412                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       468412                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        468412                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       468412                       # number of overall misses
system.cpu6.icache.overall_misses::total       468412                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst  19752290999                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total  19752290999                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst  19752290999                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total  19752290999                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst  19752290999                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total  19752290999                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12075993                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12075993                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12075993                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12075993                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12075993                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12075993                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.038789                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.038789                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.038789                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.038789                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.038789                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.038789                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 42168.627189                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 42168.627189                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 42168.627189                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 42168.627189                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 42168.627189                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 42168.627189                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    12.363636                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       385103                       # number of writebacks
system.cpu6.icache.writebacks::total           385103                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst        83158                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        83158                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst        83158                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        83158                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst        83158                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        83158                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       385254                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       385254                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       385254                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       385254                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       385254                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       385254                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst  17348615999                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total  17348615999                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst  17348615999                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total  17348615999                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst  17348615999                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total  17348615999                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.031902                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.031902                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.031902                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.031902                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.031902                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.031902                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 45031.631077                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 45031.631077                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 45031.631077                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 45031.631077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 45031.631077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 45031.631077                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               29516450                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         24949185                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           328809                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            15475950                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               14725713                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            95.152239                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1528409                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             25881                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         379648                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            377415                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2233                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2059                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        79685939                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          19132936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     133910200                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   29516450                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          16631537                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     55212310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 829815                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles        17466                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                  8954030                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               175428                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          74777726                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.892094                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.283543                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                21088042     28.20%     28.20% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2803197      3.75%     31.95% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                13976193     18.69%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                36910294     49.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            74777726                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.370410                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.680475                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                17583657                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6706191                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 46897761                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3194352                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                395765                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3126947                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                19293                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             137935908                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                45920                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                395765                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                19397372                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1081621                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2525136                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 48269460                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3108372                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             136953794                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1505275                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                135977                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   416                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          217496484                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            633425713                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       163123749                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            198712402                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                18784081                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             93259                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         89657                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6244576                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            17552108                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4817236                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           718364                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          727876                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 135458054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             179200                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                128826300                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued           973771                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        9770457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     32065670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           425                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     74777726                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.722790                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.977565                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           13027540     17.42%     17.42% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9885134     13.22%     30.64% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           36653990     49.02%     79.66% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15211062     20.34%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       74777726                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               36892546     88.23%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    16      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.23% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3316505      7.93%     96.16% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1604455      3.84%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            106338152     82.54%     82.54% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319629      0.25%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.79% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17417421     13.52%     96.31% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4747494      3.69%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             128826300                       # Type of FU issued
system.cpu7.iq.rate                          1.616675                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   41813522                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.324573                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         375217617                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        145408607                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    128502859                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             170639822                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1162410                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1085257                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          902                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       139675                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        15393                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         1084                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                395765                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1044124                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                31590                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          135637497                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            75246                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             17552108                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4817236                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             89559                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  4162                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                14666                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           902                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        118112                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       206664                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              324776                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            128657945                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17387300                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           168353                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          243                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22121019                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                26533398                       # Number of branches executed
system.cpu7.iew.exec_stores                   4733719                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.614563                       # Inst execution rate
system.cpu7.iew.wb_sent                     128597923                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    128502859                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 90029555                       # num instructions producing a value
system.cpu7.iew.wb_consumers                186089315                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.612616                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.483798                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts        9770779                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         178775                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           309667                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     73372329                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.715453                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.967841                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     15381216     20.96%     20.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37208898     50.71%     71.68% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5915264      8.06%     79.74% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2108592      2.87%     82.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6126712      8.35%     90.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       334247      0.46%     91.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       808191      1.10%     92.52% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4439306      6.05%     98.57% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1049903      1.43%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     73372329                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           119023136                       # Number of instructions committed
system.cpu7.commit.committedOps             125866797                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21144412                       # Number of memory references committed
system.cpu7.commit.loads                     16466851                       # Number of loads committed
system.cpu7.commit.membars                      89424                       # Number of memory barriers committed
system.cpu7.commit.branches                  26147570                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                103736183                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1714374                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       104408391     82.95%     82.95% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.25%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16466851     13.08%     96.28% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4677561      3.72%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        125866797                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1049903                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   206850864                       # The number of ROB reads
system.cpu7.rob.rob_writes                  272681646                       # The number of ROB writes
system.cpu7.timesIdled                         261222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                        4908213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    51186183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  119023136                       # Number of Instructions Simulated
system.cpu7.committedOps                    125866797                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.669500                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.669500                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.493653                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.493653                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               147015122                       # number of integer regfile reads
system.cpu7.int_regfile_writes               69057187                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                440265414                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               132423408                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               22546081                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  9718                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            20559                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           64.398394                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           20608528                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            20658                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           997.605189                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      62211105000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    64.398394                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.503112                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.503112                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           99                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         20680297                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        20680297                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     15945817                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       15945817                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4663832                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4663832                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3197                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3197                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2882                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2882                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     20609649                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20609649                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     20609649                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20609649                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        30003                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        30003                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         8328                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         8328                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          976                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          976                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          780                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          780                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        38331                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         38331                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        38331                       # number of overall misses
system.cpu7.dcache.overall_misses::total        38331                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   1256146000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1256146000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    376274424                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    376274424                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     28168000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     28168000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     10888000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     10888000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      7123000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      7123000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   1632420424                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1632420424                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   1632420424                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1632420424                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     15975820                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     15975820                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4672160                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4672160                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         4173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         4173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3662                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3662                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     20647980                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     20647980                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     20647980                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20647980                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.001878                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.001878                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.001782                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001782                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.233884                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.233884                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.212998                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.212998                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.001856                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.001856                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.001856                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.001856                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 41867.346599                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 41867.346599                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 45181.847262                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 45181.847262                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 28860.655738                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 28860.655738                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 13958.974359                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 13958.974359                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 42587.472907                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 42587.472907                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 42587.472907                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 42587.472907                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         9137                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              668                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    13.678144                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         8090                       # number of writebacks
system.cpu7.dcache.writebacks::total             8090                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        10809                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10809                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         3708                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3708                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          463                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          463                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data        14517                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14517                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data        14517                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14517                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        19194                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        19194                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         4620                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         4620                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          513                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          513                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          780                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          780                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        23814                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        23814                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        23814                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        23814                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    803743000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    803743000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    212112157                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    212112157                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     11298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     11298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      9723993                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      9723993                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      6727000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      6727000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   1015855157                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1015855157                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   1015855157                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1015855157                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000989                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000989                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.122933                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.122933                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.212998                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.212998                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.001153                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001153                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.001153                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001153                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 41874.700427                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 41874.700427                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 45911.722294                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 45911.722294                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 22023.391813                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22023.391813                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 12466.657692                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12466.657692                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 42657.896909                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 42657.896909                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 42657.896909                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 42657.896909                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           365257                       # number of replacements
system.cpu7.icache.tags.tagsinuse           77.714444                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            8478670                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           365385                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            23.204757                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      60468576000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    77.714444                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.607144                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.607144                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          9319414                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         9319414                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      8478670                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        8478670                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      8478670                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         8478670                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      8478670                       # number of overall hits
system.cpu7.icache.overall_hits::total        8478670                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       475359                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       475359                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       475359                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        475359                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       475359                       # number of overall misses
system.cpu7.icache.overall_misses::total       475359                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst  19055811000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total  19055811000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst  19055811000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total  19055811000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst  19055811000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total  19055811000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      8954029                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      8954029                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      8954029                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      8954029                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      8954029                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      8954029                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.053089                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.053089                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.053089                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.053089                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.053089                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.053089                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 40087.199359                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 40087.199359                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 40087.199359                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 40087.199359                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 40087.199359                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 40087.199359                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     8.333333                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       365257                       # number of writebacks
system.cpu7.icache.writebacks::total           365257                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst       109974                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total       109974                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst       109974                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total       109974                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst       109974                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total       109974                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       365385                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       365385                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       365385                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       365385                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       365385                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       365385                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst  16400786000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total  16400786000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst  16400786000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total  16400786000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst  16400786000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total  16400786000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.040807                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.040807                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.040807                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.040807                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.040807                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.040807                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 44886.314435                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 44886.314435                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 44886.314435                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 44886.314435                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 44886.314435                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 44886.314435                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       9576298                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3484426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      3176381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 130872122000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4098856                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           71                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       291826                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3582746                       # Transaction distribution
system.membus.trans_dist::CleanEvict           360375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3660                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7522                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            8321                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1094                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         1094                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161004                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161004                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3583808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        515120                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port      3550995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port       505579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port       906616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port       101357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port       902730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port       111344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port       893298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port       311682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port      1095145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port       686296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port      1149919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port        99610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port      1155608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port       109809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port      1096027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port        66281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12742296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port    151506304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port     15020032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port     38679104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port      2739584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port     38513600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port      3129728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port     38111232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port      9787008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port     46723456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port     21558848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port     49060480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port      2944256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port     49302656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port      3348864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port     46761088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port      1835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               519021632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            34205                       # Total snoops (count)
system.membus.snoopTraffic                    1656576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4999318                       # Request fanout histogram
system.membus.snoop_fanout::mean             1.575201                       # Request fanout histogram
system.membus.snoop_fanout::stdev            2.624220                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2915897     58.33%     58.33% # Request fanout histogram
system.membus.snoop_fanout::1                  616244     12.33%     70.65% # Request fanout histogram
system.membus.snoop_fanout::2                  347943      6.96%     77.61% # Request fanout histogram
system.membus.snoop_fanout::3                  231617      4.63%     82.25% # Request fanout histogram
system.membus.snoop_fanout::4                  148381      2.97%     85.21% # Request fanout histogram
system.membus.snoop_fanout::5                  127927      2.56%     87.77% # Request fanout histogram
system.membus.snoop_fanout::6                  203694      4.07%     91.85% # Request fanout histogram
system.membus.snoop_fanout::7                  188442      3.77%     95.62% # Request fanout histogram
system.membus.snoop_fanout::8                   94528      1.89%     97.51% # Request fanout histogram
system.membus.snoop_fanout::9                   18597      0.37%     97.88% # Request fanout histogram
system.membus.snoop_fanout::10                  43287      0.87%     98.74% # Request fanout histogram
system.membus.snoop_fanout::11                  36493      0.73%     99.47% # Request fanout histogram
system.membus.snoop_fanout::12                   8742      0.17%     99.65% # Request fanout histogram
system.membus.snoop_fanout::13                  15398      0.31%     99.96% # Request fanout histogram
system.membus.snoop_fanout::14                   1357      0.03%     99.98% # Request fanout histogram
system.membus.snoop_fanout::15                    771      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total             4999318                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25489865708                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5918540000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy          849292126                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1511275000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy          184501800                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1504775000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer10.occupancy         201139256                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer13.occupancy        1489050000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer14.occupancy         524829847                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer17.occupancy        1825455000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             1.4                       # Layer utilization (%)
system.membus.respLayer18.occupancy        1150102470                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer21.occupancy        1916745000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             1.5                       # Layer utilization (%)
system.membus.respLayer22.occupancy         173963071                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer25.occupancy        1926270000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             1.5                       # Layer utilization (%)
system.membus.respLayer26.occupancy         188763890                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer29.occupancy        1826925000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             1.4                       # Layer utilization (%)
system.membus.respLayer30.occupancy         123179093                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
