# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4_DBU.srcs/sources_1/ip/Memory/sim/Memory.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/ALU.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/Control_Unit.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/DBU.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/DBU_CPU.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/IR.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/InsCut.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/PC.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/PCAdd.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/RegFile.v" \
"../../../../Lab4_DBU.srcs/sources_1/new/edg.v" \
"../../../../Lab4_DBU.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
