/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT2_PC0
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT2_PC1
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT2_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* Clk_1k */
.set Clk_1k__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clk_1k__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clk_1k__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clk_1k__CFG2_SRC_SEL_MASK, 0x07
.set Clk_1k__INDEX, 0x01
.set Clk_1k__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_1k__PM_ACT_MSK, 0x02
.set Clk_1k__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_1k__PM_STBY_MSK, 0x02

/* Pin_E_R */
.set Pin_E_R__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_E_R__0__MASK, 0x08
.set Pin_E_R__0__PC, CYREG_PRT2_PC3
.set Pin_E_R__0__PORT, 2
.set Pin_E_R__0__SHIFT, 3
.set Pin_E_R__AG, CYREG_PRT2_AG
.set Pin_E_R__AMUX, CYREG_PRT2_AMUX
.set Pin_E_R__BIE, CYREG_PRT2_BIE
.set Pin_E_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_E_R__BYP, CYREG_PRT2_BYP
.set Pin_E_R__CTL, CYREG_PRT2_CTL
.set Pin_E_R__DM0, CYREG_PRT2_DM0
.set Pin_E_R__DM1, CYREG_PRT2_DM1
.set Pin_E_R__DM2, CYREG_PRT2_DM2
.set Pin_E_R__DR, CYREG_PRT2_DR
.set Pin_E_R__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_E_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_E_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_E_R__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_E_R__MASK, 0x08
.set Pin_E_R__PORT, 2
.set Pin_E_R__PRT, CYREG_PRT2_PRT
.set Pin_E_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_E_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_E_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_E_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_E_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_E_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_E_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_E_R__PS, CYREG_PRT2_PS
.set Pin_E_R__SHIFT, 3
.set Pin_E_R__SLW, CYREG_PRT2_SLW

/* Pin_E_Y */
.set Pin_E_Y__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_E_Y__0__MASK, 0x04
.set Pin_E_Y__0__PC, CYREG_PRT2_PC2
.set Pin_E_Y__0__PORT, 2
.set Pin_E_Y__0__SHIFT, 2
.set Pin_E_Y__AG, CYREG_PRT2_AG
.set Pin_E_Y__AMUX, CYREG_PRT2_AMUX
.set Pin_E_Y__BIE, CYREG_PRT2_BIE
.set Pin_E_Y__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_E_Y__BYP, CYREG_PRT2_BYP
.set Pin_E_Y__CTL, CYREG_PRT2_CTL
.set Pin_E_Y__DM0, CYREG_PRT2_DM0
.set Pin_E_Y__DM1, CYREG_PRT2_DM1
.set Pin_E_Y__DM2, CYREG_PRT2_DM2
.set Pin_E_Y__DR, CYREG_PRT2_DR
.set Pin_E_Y__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_E_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_E_Y__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_E_Y__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_E_Y__MASK, 0x04
.set Pin_E_Y__PORT, 2
.set Pin_E_Y__PRT, CYREG_PRT2_PRT
.set Pin_E_Y__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_E_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_E_Y__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_E_Y__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_E_Y__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_E_Y__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_E_Y__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_E_Y__PS, CYREG_PRT2_PS
.set Pin_E_Y__SHIFT, 2
.set Pin_E_Y__SLW, CYREG_PRT2_SLW

/* Pin_N_G */
.set Pin_N_G__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set Pin_N_G__0__MASK, 0x08
.set Pin_N_G__0__PC, CYREG_PRT6_PC3
.set Pin_N_G__0__PORT, 6
.set Pin_N_G__0__SHIFT, 3
.set Pin_N_G__AG, CYREG_PRT6_AG
.set Pin_N_G__AMUX, CYREG_PRT6_AMUX
.set Pin_N_G__BIE, CYREG_PRT6_BIE
.set Pin_N_G__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_N_G__BYP, CYREG_PRT6_BYP
.set Pin_N_G__CTL, CYREG_PRT6_CTL
.set Pin_N_G__DM0, CYREG_PRT6_DM0
.set Pin_N_G__DM1, CYREG_PRT6_DM1
.set Pin_N_G__DM2, CYREG_PRT6_DM2
.set Pin_N_G__DR, CYREG_PRT6_DR
.set Pin_N_G__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_N_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_N_G__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_N_G__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_N_G__MASK, 0x08
.set Pin_N_G__PORT, 6
.set Pin_N_G__PRT, CYREG_PRT6_PRT
.set Pin_N_G__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_N_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_N_G__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_N_G__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_N_G__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_N_G__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_N_G__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_N_G__PS, CYREG_PRT6_PS
.set Pin_N_G__SHIFT, 3
.set Pin_N_G__SLW, CYREG_PRT6_SLW

/* Pin_N_R */
.set Pin_N_R__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_N_R__0__MASK, 0x80
.set Pin_N_R__0__PC, CYREG_PRT2_PC7
.set Pin_N_R__0__PORT, 2
.set Pin_N_R__0__SHIFT, 7
.set Pin_N_R__AG, CYREG_PRT2_AG
.set Pin_N_R__AMUX, CYREG_PRT2_AMUX
.set Pin_N_R__BIE, CYREG_PRT2_BIE
.set Pin_N_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_N_R__BYP, CYREG_PRT2_BYP
.set Pin_N_R__CTL, CYREG_PRT2_CTL
.set Pin_N_R__DM0, CYREG_PRT2_DM0
.set Pin_N_R__DM1, CYREG_PRT2_DM1
.set Pin_N_R__DM2, CYREG_PRT2_DM2
.set Pin_N_R__DR, CYREG_PRT2_DR
.set Pin_N_R__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_N_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_N_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_N_R__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_N_R__MASK, 0x80
.set Pin_N_R__PORT, 2
.set Pin_N_R__PRT, CYREG_PRT2_PRT
.set Pin_N_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_N_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_N_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_N_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_N_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_N_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_N_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_N_R__PS, CYREG_PRT2_PS
.set Pin_N_R__SHIFT, 7
.set Pin_N_R__SLW, CYREG_PRT2_SLW

/* Pin_N_Y */
.set Pin_N_Y__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set Pin_N_Y__0__MASK, 0x04
.set Pin_N_Y__0__PC, CYREG_PRT6_PC2
.set Pin_N_Y__0__PORT, 6
.set Pin_N_Y__0__SHIFT, 2
.set Pin_N_Y__AG, CYREG_PRT6_AG
.set Pin_N_Y__AMUX, CYREG_PRT6_AMUX
.set Pin_N_Y__BIE, CYREG_PRT6_BIE
.set Pin_N_Y__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_N_Y__BYP, CYREG_PRT6_BYP
.set Pin_N_Y__CTL, CYREG_PRT6_CTL
.set Pin_N_Y__DM0, CYREG_PRT6_DM0
.set Pin_N_Y__DM1, CYREG_PRT6_DM1
.set Pin_N_Y__DM2, CYREG_PRT6_DM2
.set Pin_N_Y__DR, CYREG_PRT6_DR
.set Pin_N_Y__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_N_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_N_Y__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_N_Y__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_N_Y__MASK, 0x04
.set Pin_N_Y__PORT, 6
.set Pin_N_Y__PRT, CYREG_PRT6_PRT
.set Pin_N_Y__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_N_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_N_Y__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_N_Y__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_N_Y__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_N_Y__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_N_Y__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_N_Y__PS, CYREG_PRT6_PS
.set Pin_N_Y__SHIFT, 2
.set Pin_N_Y__SLW, CYREG_PRT6_SLW

/* Pin_S_G */
.set Pin_S_G__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_S_G__0__MASK, 0x10
.set Pin_S_G__0__PC, CYREG_PRT2_PC4
.set Pin_S_G__0__PORT, 2
.set Pin_S_G__0__SHIFT, 4
.set Pin_S_G__AG, CYREG_PRT2_AG
.set Pin_S_G__AMUX, CYREG_PRT2_AMUX
.set Pin_S_G__BIE, CYREG_PRT2_BIE
.set Pin_S_G__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_S_G__BYP, CYREG_PRT2_BYP
.set Pin_S_G__CTL, CYREG_PRT2_CTL
.set Pin_S_G__DM0, CYREG_PRT2_DM0
.set Pin_S_G__DM1, CYREG_PRT2_DM1
.set Pin_S_G__DM2, CYREG_PRT2_DM2
.set Pin_S_G__DR, CYREG_PRT2_DR
.set Pin_S_G__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_S_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_S_G__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_S_G__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_S_G__MASK, 0x10
.set Pin_S_G__PORT, 2
.set Pin_S_G__PRT, CYREG_PRT2_PRT
.set Pin_S_G__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_S_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_S_G__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_S_G__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_S_G__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_S_G__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_S_G__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_S_G__PS, CYREG_PRT2_PS
.set Pin_S_G__SHIFT, 4
.set Pin_S_G__SLW, CYREG_PRT2_SLW

/* Pin_S_R */
.set Pin_S_R__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_S_R__0__MASK, 0x40
.set Pin_S_R__0__PC, CYREG_PRT2_PC6
.set Pin_S_R__0__PORT, 2
.set Pin_S_R__0__SHIFT, 6
.set Pin_S_R__AG, CYREG_PRT2_AG
.set Pin_S_R__AMUX, CYREG_PRT2_AMUX
.set Pin_S_R__BIE, CYREG_PRT2_BIE
.set Pin_S_R__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_S_R__BYP, CYREG_PRT2_BYP
.set Pin_S_R__CTL, CYREG_PRT2_CTL
.set Pin_S_R__DM0, CYREG_PRT2_DM0
.set Pin_S_R__DM1, CYREG_PRT2_DM1
.set Pin_S_R__DM2, CYREG_PRT2_DM2
.set Pin_S_R__DR, CYREG_PRT2_DR
.set Pin_S_R__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_S_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_S_R__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_S_R__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_S_R__MASK, 0x40
.set Pin_S_R__PORT, 2
.set Pin_S_R__PRT, CYREG_PRT2_PRT
.set Pin_S_R__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_S_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_S_R__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_S_R__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_S_R__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_S_R__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_S_R__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_S_R__PS, CYREG_PRT2_PS
.set Pin_S_R__SHIFT, 6
.set Pin_S_R__SLW, CYREG_PRT2_SLW

/* Pin_S_Y */
.set Pin_S_Y__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_S_Y__0__MASK, 0x20
.set Pin_S_Y__0__PC, CYREG_PRT2_PC5
.set Pin_S_Y__0__PORT, 2
.set Pin_S_Y__0__SHIFT, 5
.set Pin_S_Y__AG, CYREG_PRT2_AG
.set Pin_S_Y__AMUX, CYREG_PRT2_AMUX
.set Pin_S_Y__BIE, CYREG_PRT2_BIE
.set Pin_S_Y__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_S_Y__BYP, CYREG_PRT2_BYP
.set Pin_S_Y__CTL, CYREG_PRT2_CTL
.set Pin_S_Y__DM0, CYREG_PRT2_DM0
.set Pin_S_Y__DM1, CYREG_PRT2_DM1
.set Pin_S_Y__DM2, CYREG_PRT2_DM2
.set Pin_S_Y__DR, CYREG_PRT2_DR
.set Pin_S_Y__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_S_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_S_Y__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_S_Y__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_S_Y__MASK, 0x20
.set Pin_S_Y__PORT, 2
.set Pin_S_Y__PRT, CYREG_PRT2_PRT
.set Pin_S_Y__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_S_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_S_Y__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_S_Y__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_S_Y__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_S_Y__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_S_Y__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_S_Y__PS, CYREG_PRT2_PS
.set Pin_S_Y__SHIFT, 5
.set Pin_S_Y__SLW, CYREG_PRT2_SLW

/* Pin_W_G */
.set Pin_W_G__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_W_G__0__MASK, 0x10
.set Pin_W_G__0__PC, CYREG_PRT12_PC4
.set Pin_W_G__0__PORT, 12
.set Pin_W_G__0__SHIFT, 4
.set Pin_W_G__AG, CYREG_PRT12_AG
.set Pin_W_G__BIE, CYREG_PRT12_BIE
.set Pin_W_G__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_W_G__BYP, CYREG_PRT12_BYP
.set Pin_W_G__DM0, CYREG_PRT12_DM0
.set Pin_W_G__DM1, CYREG_PRT12_DM1
.set Pin_W_G__DM2, CYREG_PRT12_DM2
.set Pin_W_G__DR, CYREG_PRT12_DR
.set Pin_W_G__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_W_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_W_G__MASK, 0x10
.set Pin_W_G__PORT, 12
.set Pin_W_G__PRT, CYREG_PRT12_PRT
.set Pin_W_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_W_G__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_W_G__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_W_G__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_W_G__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_W_G__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_W_G__PS, CYREG_PRT12_PS
.set Pin_W_G__SHIFT, 4
.set Pin_W_G__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_W_G__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_W_G__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_W_G__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_W_G__SLW, CYREG_PRT12_SLW

/* Pin_W_R */
.set Pin_W_R__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set Pin_W_R__0__MASK, 0x10
.set Pin_W_R__0__PC, CYREG_PRT6_PC4
.set Pin_W_R__0__PORT, 6
.set Pin_W_R__0__SHIFT, 4
.set Pin_W_R__AG, CYREG_PRT6_AG
.set Pin_W_R__AMUX, CYREG_PRT6_AMUX
.set Pin_W_R__BIE, CYREG_PRT6_BIE
.set Pin_W_R__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_W_R__BYP, CYREG_PRT6_BYP
.set Pin_W_R__CTL, CYREG_PRT6_CTL
.set Pin_W_R__DM0, CYREG_PRT6_DM0
.set Pin_W_R__DM1, CYREG_PRT6_DM1
.set Pin_W_R__DM2, CYREG_PRT6_DM2
.set Pin_W_R__DR, CYREG_PRT6_DR
.set Pin_W_R__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_W_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_W_R__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_W_R__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_W_R__MASK, 0x10
.set Pin_W_R__PORT, 6
.set Pin_W_R__PRT, CYREG_PRT6_PRT
.set Pin_W_R__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_W_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_W_R__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_W_R__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_W_R__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_W_R__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_W_R__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_W_R__PS, CYREG_PRT6_PS
.set Pin_W_R__SHIFT, 4
.set Pin_W_R__SLW, CYREG_PRT6_SLW

/* Pin_W_Y */
.set Pin_W_Y__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_W_Y__0__MASK, 0x20
.set Pin_W_Y__0__PC, CYREG_PRT12_PC5
.set Pin_W_Y__0__PORT, 12
.set Pin_W_Y__0__SHIFT, 5
.set Pin_W_Y__AG, CYREG_PRT12_AG
.set Pin_W_Y__BIE, CYREG_PRT12_BIE
.set Pin_W_Y__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_W_Y__BYP, CYREG_PRT12_BYP
.set Pin_W_Y__DM0, CYREG_PRT12_DM0
.set Pin_W_Y__DM1, CYREG_PRT12_DM1
.set Pin_W_Y__DM2, CYREG_PRT12_DM2
.set Pin_W_Y__DR, CYREG_PRT12_DR
.set Pin_W_Y__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_W_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_W_Y__MASK, 0x20
.set Pin_W_Y__PORT, 12
.set Pin_W_Y__PRT, CYREG_PRT12_PRT
.set Pin_W_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_W_Y__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_W_Y__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_W_Y__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_W_Y__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_W_Y__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_W_Y__PS, CYREG_PRT12_PS
.set Pin_W_Y__SHIFT, 5
.set Pin_W_Y__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_W_Y__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_W_Y__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_W_Y__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_W_Y__SLW, CYREG_PRT12_SLW

/* isr_Clk */
.set isr_Clk__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Clk__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Clk__INTC_MASK, 0x01
.set isr_Clk__INTC_NUMBER, 0
.set isr_Clk__INTC_PRIOR_NUM, 7
.set isr_Clk__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_Clk__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Clk__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_CWEW */
.set Pin_CWEW__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Pin_CWEW__0__MASK, 0x20
.set Pin_CWEW__0__PC, CYREG_PRT6_PC5
.set Pin_CWEW__0__PORT, 6
.set Pin_CWEW__0__SHIFT, 5
.set Pin_CWEW__AG, CYREG_PRT6_AG
.set Pin_CWEW__AMUX, CYREG_PRT6_AMUX
.set Pin_CWEW__BIE, CYREG_PRT6_BIE
.set Pin_CWEW__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_CWEW__BYP, CYREG_PRT6_BYP
.set Pin_CWEW__CTL, CYREG_PRT6_CTL
.set Pin_CWEW__DM0, CYREG_PRT6_DM0
.set Pin_CWEW__DM1, CYREG_PRT6_DM1
.set Pin_CWEW__DM2, CYREG_PRT6_DM2
.set Pin_CWEW__DR, CYREG_PRT6_DR
.set Pin_CWEW__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_CWEW__INTSTAT, CYREG_PICU6_INTSTAT
.set Pin_CWEW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_CWEW__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_CWEW__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_CWEW__MASK, 0x20
.set Pin_CWEW__PORT, 6
.set Pin_CWEW__PRT, CYREG_PRT6_PRT
.set Pin_CWEW__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_CWEW__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_CWEW__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_CWEW__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_CWEW__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_CWEW__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_CWEW__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_CWEW__PS, CYREG_PRT6_PS
.set Pin_CWEW__SHIFT, 5
.set Pin_CWEW__SLW, CYREG_PRT6_SLW
.set Pin_CWEW__SNAP, CYREG_PICU6_SNAP

/* Pin_E_CW */
.set Pin_E_CW__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Pin_E_CW__0__MASK, 0x20
.set Pin_E_CW__0__PC, CYREG_IO_PC_PRT15_PC5
.set Pin_E_CW__0__PORT, 15
.set Pin_E_CW__0__SHIFT, 5
.set Pin_E_CW__AG, CYREG_PRT15_AG
.set Pin_E_CW__AMUX, CYREG_PRT15_AMUX
.set Pin_E_CW__BIE, CYREG_PRT15_BIE
.set Pin_E_CW__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_E_CW__BYP, CYREG_PRT15_BYP
.set Pin_E_CW__CTL, CYREG_PRT15_CTL
.set Pin_E_CW__DM0, CYREG_PRT15_DM0
.set Pin_E_CW__DM1, CYREG_PRT15_DM1
.set Pin_E_CW__DM2, CYREG_PRT15_DM2
.set Pin_E_CW__DR, CYREG_PRT15_DR
.set Pin_E_CW__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_E_CW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_E_CW__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_E_CW__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_E_CW__MASK, 0x20
.set Pin_E_CW__PORT, 15
.set Pin_E_CW__PRT, CYREG_PRT15_PRT
.set Pin_E_CW__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_E_CW__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_E_CW__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_E_CW__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_E_CW__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_E_CW__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_E_CW__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_E_CW__PS, CYREG_PRT15_PS
.set Pin_E_CW__SHIFT, 5
.set Pin_E_CW__SLW, CYREG_PRT15_SLW

/* Pin_S_CW */
.set Pin_S_CW__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Pin_S_CW__0__MASK, 0x10
.set Pin_S_CW__0__PC, CYREG_IO_PC_PRT15_PC4
.set Pin_S_CW__0__PORT, 15
.set Pin_S_CW__0__SHIFT, 4
.set Pin_S_CW__AG, CYREG_PRT15_AG
.set Pin_S_CW__AMUX, CYREG_PRT15_AMUX
.set Pin_S_CW__BIE, CYREG_PRT15_BIE
.set Pin_S_CW__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_S_CW__BYP, CYREG_PRT15_BYP
.set Pin_S_CW__CTL, CYREG_PRT15_CTL
.set Pin_S_CW__DM0, CYREG_PRT15_DM0
.set Pin_S_CW__DM1, CYREG_PRT15_DM1
.set Pin_S_CW__DM2, CYREG_PRT15_DM2
.set Pin_S_CW__DR, CYREG_PRT15_DR
.set Pin_S_CW__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_S_CW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_S_CW__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_S_CW__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_S_CW__MASK, 0x10
.set Pin_S_CW__PORT, 15
.set Pin_S_CW__PRT, CYREG_PRT15_PRT
.set Pin_S_CW__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_S_CW__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_S_CW__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_S_CW__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_S_CW__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_S_CW__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_S_CW__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_S_CW__PS, CYREG_PRT15_PS
.set Pin_S_CW__SHIFT, 4
.set Pin_S_CW__SLW, CYREG_PRT15_SLW

/* Pin_VDEW */
.set Pin_VDEW__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Pin_VDEW__0__MASK, 0x01
.set Pin_VDEW__0__PC, CYREG_PRT6_PC0
.set Pin_VDEW__0__PORT, 6
.set Pin_VDEW__0__SHIFT, 0
.set Pin_VDEW__AG, CYREG_PRT6_AG
.set Pin_VDEW__AMUX, CYREG_PRT6_AMUX
.set Pin_VDEW__BIE, CYREG_PRT6_BIE
.set Pin_VDEW__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_VDEW__BYP, CYREG_PRT6_BYP
.set Pin_VDEW__CTL, CYREG_PRT6_CTL
.set Pin_VDEW__DM0, CYREG_PRT6_DM0
.set Pin_VDEW__DM1, CYREG_PRT6_DM1
.set Pin_VDEW__DM2, CYREG_PRT6_DM2
.set Pin_VDEW__DR, CYREG_PRT6_DR
.set Pin_VDEW__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_VDEW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_VDEW__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_VDEW__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_VDEW__MASK, 0x01
.set Pin_VDEW__PORT, 6
.set Pin_VDEW__PRT, CYREG_PRT6_PRT
.set Pin_VDEW__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_VDEW__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_VDEW__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_VDEW__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_VDEW__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_VDEW__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_VDEW__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_VDEW__PS, CYREG_PRT6_PS
.set Pin_VDEW__SHIFT, 0
.set Pin_VDEW__SLW, CYREG_PRT6_SLW

/* Pin_VDNS */
.set Pin_VDNS__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Pin_VDNS__0__MASK, 0x02
.set Pin_VDNS__0__PC, CYREG_PRT6_PC1
.set Pin_VDNS__0__PORT, 6
.set Pin_VDNS__0__SHIFT, 1
.set Pin_VDNS__AG, CYREG_PRT6_AG
.set Pin_VDNS__AMUX, CYREG_PRT6_AMUX
.set Pin_VDNS__BIE, CYREG_PRT6_BIE
.set Pin_VDNS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_VDNS__BYP, CYREG_PRT6_BYP
.set Pin_VDNS__CTL, CYREG_PRT6_CTL
.set Pin_VDNS__DM0, CYREG_PRT6_DM0
.set Pin_VDNS__DM1, CYREG_PRT6_DM1
.set Pin_VDNS__DM2, CYREG_PRT6_DM2
.set Pin_VDNS__DR, CYREG_PRT6_DR
.set Pin_VDNS__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_VDNS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_VDNS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_VDNS__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_VDNS__MASK, 0x02
.set Pin_VDNS__PORT, 6
.set Pin_VDNS__PRT, CYREG_PRT6_PRT
.set Pin_VDNS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_VDNS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_VDNS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_VDNS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_VDNS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_VDNS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_VDNS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_VDNS__PS, CYREG_PRT6_PS
.set Pin_VDNS__SHIFT, 1
.set Pin_VDNS__SLW, CYREG_PRT6_SLW

/* isr_CWEW */
.set isr_CWEW__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_CWEW__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_CWEW__INTC_MASK, 0x400
.set isr_CWEW__INTC_NUMBER, 10
.set isr_CWEW__INTC_PRIOR_NUM, 7
.set isr_CWEW__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_CWEW__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_CWEW__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_UART_RX */
.set isr_UART_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART_RX__INTC_MASK, 0x02
.set isr_UART_RX__INTC_NUMBER, 1
.set isr_UART_RX__INTC_PRIOR_NUM, 7
.set isr_UART_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_UART_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
