Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0xe19b2aec

Info: Packing IOs..
Info: port_b_0__io[0] feeds TRELLIS_IO port_b_0_0, removing $nextpnr_obuf port_b_0__io[0].
Info: pin 'port_b_0_0' constrained to Bel 'X0/Y14/PIOA'.
Info: port_b_0__io[1] feeds TRELLIS_IO port_b_0_1, removing $nextpnr_obuf port_b_0__io[1].
Info: pin 'port_b_0_1' constrained to Bel 'X0/Y14/PIOB'.
Info: port_b_0__io[2] feeds TRELLIS_IO port_b_0_2, removing $nextpnr_obuf port_b_0__io[2].
Info: pin 'port_b_0_2' constrained to Bel 'X0/Y20/PIOA'.
Info: port_b_0__io[3] feeds TRELLIS_IO port_b_0_3, removing $nextpnr_obuf port_b_0__io[3].
Info: pin 'port_b_0_3' constrained to Bel 'X0/Y20/PIOB'.
Info: port_b_0__io[4] feeds TRELLIS_IO port_b_0_4, removing $nextpnr_obuf port_b_0__io[4].
Info: pin 'port_b_0_4' constrained to Bel 'X0/Y17/PIOB'.
Info: port_b_0__io[5] feeds TRELLIS_IO port_b_0_5, removing $nextpnr_obuf port_b_0__io[5].
Info: pin 'port_b_0_5' constrained to Bel 'X0/Y17/PIOA'.
Info: port_b_0__io[6] feeds TRELLIS_IO port_b_0_6, removing $nextpnr_obuf port_b_0__io[6].
Info: pin 'port_b_0_6' constrained to Bel 'X0/Y23/PIOA'.
Info: port_b_0__io[7] feeds TRELLIS_IO port_b_0_7, removing $nextpnr_obuf port_b_0__io[7].
Info: pin 'port_b_0_7' constrained to Bel 'X0/Y23/PIOB'.
Info: clk2_0__io feeds TRELLIS_IO clk2_0_0, removing $nextpnr_ibuf clk2_0__io.
Info: pin 'clk2_0_0' constrained to Bel 'X40/Y0/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info: Checksum: 0x27d471a9

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xbe8d0771

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:     8/12144     0%
Info: 	          TRELLIS_IO:     9/  196     4%
Info: 	                DCCA:     0/   56     0%
Info: 	              DP16KD:     0/   56     0%
Info: 	          MULT18X18D:     0/   28     0%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     0/    2     0%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  128     0%
Info: 	            SIOLOGIC:     0/   68     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/    8     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%

Info: Placed 9 cells based on constraints.
Info: Creating initial analytic placement for 2 cells, random placement wirelen = 331.
Info:     at initial placer iter 0, wirelen = 114
Info:     at initial placer iter 1, wirelen = 85
Info:     at initial placer iter 2, wirelen = 84
Info:     at initial placer iter 3, wirelen = 84
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 84, spread = 88, legal = 106; time = 0.00s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 86, spread = 84, legal = 116; time = 0.00s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 87, spread = 91, legal = 103; time = 0.00s
Info: HeAP Placer Time: 0.01s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 9, wirelen = 103
Info:   at iteration #3: temp = 0.000000, timing cost = 11, wirelen = 103 
Info: SA placement time 0.00s

Info: Max frequency for clock 'clk': 330.25 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk -> <async>: 3.05 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80288,  80355) |**** 
Info: [ 80355,  80422) |** 
Info: [ 80422,  80489) |** 
Info: [ 80489,  80556) | 
Info: [ 80556,  80623) | 
Info: [ 80623,  80690) |*** 
Info: [ 80690,  80757) | 
Info: [ 80757,  80824) | 
Info: [ 80824,  80891) |* 
Info: [ 80891,  80958) |* 
Info: [ 80958,  81025) | 
Info: [ 81025,  81092) | 
Info: [ 81092,  81159) |* 
Info: [ 81159,  81226) | 
Info: [ 81226,  81293) | 
Info: [ 81293,  81360) | 
Info: [ 81360,  81427) | 
Info: [ 81427,  81494) | 
Info: [ 81494,  81561) | 
Info: [ 81561,  81628) |** 
Info: Checksum: 0x6455b2db
Info: Routing globals...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 34 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:         34 |        0         34 |    0    34 |         0
Info: Routing complete.
Info: Route time 0.03s
Info: Checksum: 0xda682995

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:485:replace_alu$118.slice[0].ccu2c_i$CCU2_SLICE.Q0
Info:  0.9  1.4    Net port_b_0__o[0] budget 40.873001 ns (2,20) -> (2,20)
Info:                Sink $auto$alumacc.cc:485:replace_alu$118.slice[0].ccu2c_i$CCU2_SLICE.B0
Info:  0.4  1.8  Source $auto$alumacc.cc:485:replace_alu$118.slice[0].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.8    Net $auto$alumacc.cc:485:replace_alu$118.C[2] budget 0.000000 ns (2,20) -> (2,20)
Info:                Sink $auto$alumacc.cc:485:replace_alu$118.slice[2].ccu2c_i$CCU2_SLICE.FCI
Info:  0.1  1.9  Source $auto$alumacc.cc:485:replace_alu$118.slice[2].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.9    Net $auto$alumacc.cc:485:replace_alu$118.C[4] budget 0.000000 ns (2,20) -> (2,20)
Info:                Sink $auto$alumacc.cc:485:replace_alu$118.slice[4].ccu2c_i$CCU2_SLICE.FCI
Info:  0.1  2.0  Source $auto$alumacc.cc:485:replace_alu$118.slice[4].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  2.0    Net $auto$alumacc.cc:485:replace_alu$118.C[6] budget 0.000000 ns (2,20) -> (3,20)
Info:                Sink $auto$alumacc.cc:485:replace_alu$118.slice[6].ccu2c_i$CCU2_SLICE.FCI
Info:  0.5  2.5  Source $auto$alumacc.cc:485:replace_alu$118.slice[6].ccu2c_i$CCU2_SLICE.F1
Info:  0.1  2.6    Net port_b_0__o$next[7] budget 40.872002 ns (3,20) -> (3,20)
Info:                Sink $auto$alumacc.cc:485:replace_alu$118.slice[6].ccu2c_i$CCU2_SLICE.DI1
Info:  0.0  2.6  Setup $auto$alumacc.cc:485:replace_alu$118.slice[6].ccu2c_i$CCU2_SLICE.DI1
Info: 1.6 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source $auto$alumacc.cc:485:replace_alu$118.slice[4].ccu2c_i$CCU2_SLICE.Q0
Info:  1.3  1.8    Net port_b_0__o[4] budget 82.807999 ns (2,20) -> (0,17)
Info:                Sink port_b_0_4.I
Info: 0.5 ns logic, 1.3 ns routing

Info: Max frequency for clock 'clk': 386.10 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk -> <async>: 1.81 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80743,  80811) |** 
Info: [ 80811,  80879) |** 
Info: [ 80879,  80947) |* 
Info: [ 80947,  81015) |* 
Info: [ 81015,  81083) | 
Info: [ 81083,  81151) |* 
Info: [ 81151,  81219) | 
Info: [ 81219,  81287) | 
Info: [ 81287,  81355) | 
Info: [ 81355,  81423) | 
Info: [ 81423,  81491) | 
Info: [ 81491,  81559) |***** 
Info: [ 81559,  81627) |** 
Info: [ 81627,  81695) | 
Info: [ 81695,  81763) | 
Info: [ 81763,  81831) | 
Info: [ 81831,  81899) |* 
Info: [ 81899,  81967) | 
Info: [ 81967,  82035) | 
Info: [ 82035,  82103) |* 
