

================================================================
== Vitis HLS Report for 'decode_1'
================================================================
* Date:           Tue Jun 18 12:24:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214  |decode_1_Pipeline_VITIS_LOOP_805_1  |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
        |grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220  |decode_1_Pipeline_VITIS_LOOP_814_2  |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
        |grp_decode_block_1_fu_230                      |decode_block_1                      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271  |decode_1_Pipeline_VITIS_LOOP_482_1  |      134|      134|   0.670 us|   0.670 us|  134|  134|       no|
        |grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278  |decode_1_Pipeline_VITIS_LOOP_383_2  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_824_3     |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_825_4    |        ?|        ?|         ?|          -|          -|      3|        no|
        | + VITIS_LOOP_832_5    |        6|      318|   2 ~ 106|          -|          -|      3|        no|
        |  ++ VITIS_LOOP_379_1  |        0|      104|    5 ~ 13|          -|          -|  0 ~ 8|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     526|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        8|    17|     5873|   10230|    0|
|Memory               |        4|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     336|    -|
|Register             |        -|     -|      640|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       12|    17|     6513|   11092|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278  |decode_1_Pipeline_VITIS_LOOP_383_2  |        0|   0|   117|   333|    0|
    |grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271  |decode_1_Pipeline_VITIS_LOOP_482_1  |        0|   4|   743|   740|    0|
    |grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214  |decode_1_Pipeline_VITIS_LOOP_805_1  |        0|   0|     4|    45|    0|
    |grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220  |decode_1_Pipeline_VITIS_LOOP_814_2  |        0|   0|     4|    65|    0|
    |grp_decode_block_1_fu_230                      |decode_block_1                      |        8|  12|  5005|  9014|    0|
    |mul_16s_16s_16_1_1_U212                        |mul_16s_16s_16_1_1                  |        0|   1|     0|     5|    0|
    |mux_3_2_29_1_1_U210                            |mux_3_2_29_1_1                      |        0|   0|     0|    14|    0|
    |mux_3_2_29_1_1_U211                            |mux_3_2_29_1_1                      |        0|   0|     0|    14|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        8|  17|  5873| 10230|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |HuffBuff_U  |decode_1_HuffBuff_RAM_AUTO_1R1W  |        1|  0|   0|    0|   192|   32|     1|         6144|
    |IDCTBuff_U  |decode_1_IDCTBuff_RAM_AUTO_1R1W  |        2|  0|   0|    0|   384|   32|     1|        12288|
    |rgb_buf_U   |decode_1_rgb_buf_RAM_AUTO_1R1W   |        1|  0|   0|    0|   768|    8|     1|         6144|
    +------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                 |        4|  0|   0|    0|  1344|   72|     3|        24576|
    +------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |CurrentMCU_2_fu_341_p2           |         +|   0|  0|  39|          32|           1|
    |add3_i_i_fu_470_p2               |         +|   0|  0|  39|          32|           4|
    |add_i_i_fu_464_p2                |         +|   0|  0|  39|          32|           4|
    |add_ln379_fu_571_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln385_fu_564_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln410_fu_394_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln825_fu_353_p2              |         +|   0|  0|   9|           2|           1|
    |icmp_ln379_fu_480_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln380_fu_489_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln413_1_fu_500_p2           |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln413_fu_514_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln824_fu_335_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln825_fu_347_p2             |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln832_fu_388_p2             |      icmp|   0|  0|   9|           2|           2|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln413_fu_506_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln416_1_fu_527_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln416_fu_519_p3           |    select|   0|  0|  32|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 526|         334|         275|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |CurHuffReadBuf                           |   9|          2|    8|         16|
    |CurrentMCU_fu_116                        |   9|          2|   32|         64|
    |HuffBuff_address0                        |  14|          3|    8|         24|
    |HuffBuff_ce0                             |  14|          3|    1|          3|
    |HuffBuff_d0                              |  14|          3|   32|         96|
    |HuffBuff_we0                             |  14|          3|    1|          3|
    |IDCTBuff_address0                        |  14|          3|    9|         27|
    |IDCTBuff_address1                        |  14|          3|    9|         27|
    |IDCTBuff_ce0                             |  14|          3|    1|          3|
    |IDCTBuff_ce1                             |  14|          3|    1|          3|
    |IDCTBuff_we0                             |   9|          2|    1|          2|
    |IDCTBuff_we1                             |   9|          2|    1|          2|
    |ap_NS_fsm                                |  65|         12|    1|         12|
    |ap_phi_mux_store_assign_3_phi_fu_207_p4  |  14|          3|   64|        192|
    |i_5_reg_160                              |   9|          2|    2|          4|
    |i_9_reg_183                              |   9|          2|   32|         64|
    |i_reg_171                                |   9|          2|    2|          4|
    |out_data_comp_hpos3_2_fu_124             |   9|          2|   32|         64|
    |out_data_comp_hpos4_2_fu_120             |   9|          2|   32|         64|
    |rgb_buf_address0                         |  14|          3|   10|         30|
    |rgb_buf_ce0                              |  14|          3|    1|          3|
    |rgb_buf_ce1                              |   9|          2|    1|          2|
    |rgb_buf_we0                              |   9|          2|    1|          2|
    |rgb_buf_we1                              |   9|          2|    1|          2|
    |store_assign_1_reg_193                   |   9|          2|   64|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 336|         71|  347|        841|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |CurHuffReadBuf                                              |   8|   0|    8|          0|
    |CurrentMCU_2_reg_649                                        |  32|   0|   32|          0|
    |CurrentMCU_fu_116                                           |  32|   0|   32|          0|
    |add3_i_i_reg_713                                            |  29|   0|   32|          3|
    |add_i_i_reg_708                                             |  29|   0|   32|          3|
    |add_ln376_loc_fu_128                                        |  64|   0|   64|          0|
    |add_ln410_reg_683                                           |   2|   0|    2|          0|
    |add_ln825_reg_657                                           |   2|   0|    2|          0|
    |ap_CS_fsm                                                   |  11|   0|   11|          0|
    |grp_decode_1_Pipeline_VITIS_LOOP_383_2_fu_278_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_1_Pipeline_VITIS_LOOP_482_1_fu_271_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_1_Pipeline_VITIS_LOOP_805_1_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_1_Pipeline_VITIS_LOOP_814_2_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |grp_decode_block_1_fu_230_ap_start_reg                      |   1|   0|    1|          0|
    |hoffs_reg_703                                               |  29|   0|   32|          3|
    |i_5_reg_160                                                 |   2|   0|    2|          0|
    |i_9_reg_183                                                 |  32|   0|   32|          0|
    |i_reg_171                                                   |   2|   0|    2|          0|
    |idx_loc_fu_132                                              |  32|   0|   32|          0|
    |mul_ln376_reg_724                                           |  16|   0|   16|          0|
    |out_data_comp_hpos3_2_fu_124                                |  32|   0|   32|          0|
    |out_data_comp_hpos4_2_fu_120                                |  32|   0|   32|          0|
    |out_data_comp_hpos_0_loc_fu_136                             |  29|   0|   29|          0|
    |out_data_comp_vpos12_0_loc_fu_144                           |  29|   0|   29|          0|
    |out_data_comp_vpos2_0_loc_fu_140                            |  29|   0|   29|          0|
    |out_data_comp_vpos_0_loc_fu_148                             |  29|   0|   29|          0|
    |sext_ln413_reg_670                                          |  32|   0|   32|          0|
    |sext_ln832_reg_675                                          |  32|   0|   32|          0|
    |shl_ln_reg_662                                              |   2|   0|   10|          8|
    |store_assign_1_reg_193                                      |  64|   0|   64|          0|
    |targetBlock_reg_732                                         |   1|   0|    1|          0|
    |tmp_s_reg_688                                               |   2|   0|   16|         14|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 640|   0|  671|         31|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                      decode.1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                      decode.1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                      decode.1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                      decode.1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                      decode.1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                      decode.1|  return value|
|outputVector_address0                  |  out|   16|   ap_memory|                  outputVector|         array|
|outputVector_ce0                       |  out|    1|   ap_memory|                  outputVector|         array|
|outputVector_we0                       |  out|    1|   ap_memory|                  outputVector|         array|
|outputVector_d0                        |  out|    8|   ap_memory|                  outputVector|         array|
|p_jinfo_jpeg_data                      |   in|    8|     ap_none|             p_jinfo_jpeg_data|       pointer|
|p_jinfo_NumMCU                         |   in|   32|     ap_none|                p_jinfo_NumMCU|       pointer|
|p_jinfo_image_width                    |   in|   16|     ap_none|           p_jinfo_image_width|       pointer|
|p_jinfo_image_height                   |   in|   16|     ap_none|          p_jinfo_image_height|       pointer|
|p_jinfo_MCUWidth                       |   in|   17|     ap_none|              p_jinfo_MCUWidth|       pointer|
|p_jinfo_dc_dhuff_tbl_ml_0              |   in|    7|     ap_none|     p_jinfo_dc_dhuff_tbl_ml_0|       pointer|
|p_jinfo_dc_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|  p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|  p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|  p_jinfo_dc_dhuff_tbl_maxcode|         array|
|p_jinfo_dc_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|   p_jinfo_dc_dhuff_tbl_valptr|         array|
|p_jinfo_dc_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|   p_jinfo_dc_dhuff_tbl_valptr|         array|
|p_jinfo_dc_dhuff_tbl_valptr_q0         |   in|   11|   ap_memory|   p_jinfo_dc_dhuff_tbl_valptr|         array|
|p_jinfo_dc_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|  p_jinfo_dc_dhuff_tbl_mincode|         array|
|p_jinfo_dc_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|  p_jinfo_dc_dhuff_tbl_mincode|         array|
|p_jinfo_dc_dhuff_tbl_mincode_q0        |   in|   11|   ap_memory|  p_jinfo_dc_dhuff_tbl_mincode|         array|
|p_jinfo_ac_xhuff_tbl_huffval_address0  |  out|   11|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_q0        |   in|    8|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_dhuff_tbl_ml_0              |   in|    7|     ap_none|     p_jinfo_ac_dhuff_tbl_ml_0|       pointer|
|p_jinfo_ac_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_q0         |   in|   11|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_q0        |   in|   11|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_quant_tbl_quantval_address0    |  out|    8|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_ce0         |  out|    1|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_q0          |   in|   16|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

