<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>LED_Connector_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>LED_Connector_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1f1a9142</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>LED_Connector_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1f1a9142</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dfc3df4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/LED_Connector_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LED_Temp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LED_Connector_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6fb2a263</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/LED_Connector_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LED_Temp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LED_Connector_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LED_Connector_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dfc3df4a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LED_Connector_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">LED_Connector_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LED_Connector_v1_0_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-03-23T15:15:09Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62effea4_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/led_connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b701bf9_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/led_connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f89c7f_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/led_connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745b997b_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/led_connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cfd690f_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/led_connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18313e18_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aac1a09_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a935c72_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@86022b4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d69d9c4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@795815c7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63d7d100_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@501d2eb1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@151cdd02_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34393011_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5429afa0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dc4599c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75509201_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b12d7d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@110bba5b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58c5e1f8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e70111_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52bac5ef_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc9f0cd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27b8a599_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a8f920b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65612280_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb17592_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0df07_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a79ab60_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bc63f45_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a74fd9f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7816ef38_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@506faf8d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9f92a3b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b1faabd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@787089b5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4327e6f2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6418762f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ea612f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@692c2e37_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410a2b16_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a39f2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@525b5840_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69eaff64_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cf156f6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4adb3c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13e81954_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@388f8a80_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7555e41a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@541991e4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30aea67f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb3f23f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59d340c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d8d03c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4952f0f4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d1350a6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c5febe_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71315754_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e99ed19_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aed1171_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b05fc1d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d19b58_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72803eef_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b64d476_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb50df5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a06eeef_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60bbac3a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d30f0f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f27f50_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650a0da0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed40400_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e94595f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79e68294_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c42cfe2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a2cebb0_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d254c15_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ada17e4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39d1ac7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f89b053_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d66d7fc_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e4a9485_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66965bba_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54fd982_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff496a8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5983d7a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@659296ad_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154f94f7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f7ad24e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20246e59_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575bbb1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3431c764_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aa1e919_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bb7d946_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b3ca991_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@310f4637_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fc3e336_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c92e7c6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5004daad_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@478c83a9_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3740f7fc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4522bd70_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f2bc531_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@763642bb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6384bdbb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22e9769b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2efd1f1e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fd0c1e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b11bfac_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b35b74e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77e8ff04_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184303a3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5504a1a5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f8988ea_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d0d6271_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28992aeb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aea9f0d_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429fa894_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ed5dd7f_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e51f22f_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cba6679_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@189dcd64_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c43e84c_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25861d32_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa50a3f_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da058d6_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176d9e03_ARCHIVE_LOCATION">c:/MGWs/SKL_ZED_Backup/LED_Connector_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9add38af"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8bfb3a3a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="26944068"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="67e6fb9f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="279edf10"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
