Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Step1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Step1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Step1"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Step1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "BlockMemoryControl.v" in library work
Compiling verilog file "blockmemory16kx1.v" in library work
Module <MIPS_control_unit> compiled
Compiling verilog file "reg16.vf" in library work
Module <blockmemory16kx1> compiled
Module <FD16CE_MXILINX_reg16> compiled
Compiling verilog file "memory.vf" in library work
Module <reg16> compiled
Compiling verilog file "Clock.v" in library work
Module <memory> compiled
ERROR:HDLCompilers:28 - "Clock.v" line 22 'clk' has not been declared
ERROR:HDLCompilers:28 - "Clock.v" line 22 'clk' has not been declared
ERROR:HDLCompilers:26 - "Clock.v" line 24 unexpected token: 'end'
Compiling verilog file "../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v" in library work
ERROR:HDLCompilers:26 - "../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v" line 21 unexpected token: 'module'
ERROR:HDLCompilers:26 - "../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v" line 22 unexpected token: 'input'
ERROR:HDLCompilers:26 - "../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v" line 28 expecting 'end', found 'always'
Module <Clock> compiled
ERROR:HDLCompilers:26 - "../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v" line 28 expecting 'endmodule', found '@'
ERROR:HDLCompilers:26 - "../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v" line 28 unexpected token: ')'
Compiling verilog file "Step1.vf" in library work
ERROR:HDLCompilers:26 - "Step1.vf" line 27 unexpected token: 'Q'
ERROR:HDLCompilers:26 - "Step1.vf" line 37 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 38 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 39 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 40 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 42 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 43 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 44 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 45 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 47 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 48 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 49 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 50 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 52 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 53 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 54 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 55 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 57 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 58 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 59 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 60 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 62 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 63 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 64 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 65 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 67 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 68 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 69 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 70 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 72 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 73 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 74 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 75 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 77 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 78 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 79 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 80 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 82 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 83 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 84 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 85 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 87 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 88 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 89 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 90 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 92 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 93 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 94 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 95 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 97 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 98 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 99 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 100 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 102 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 103 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 104 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 105 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 107 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 108 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 109 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 110 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 112 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 113 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 114 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 115 unexpected token: '.'
ERROR:HDLCompilers:26 - "Step1.vf" line 122 unexpected token: 'O'
ERROR:HDLCompilers:26 - "Step1.vf" line 132 unexpected token: 'FD16CE_MXILINX_Step1'
Module <memory_MUSER_Step1> compiled
Module <Step1> compiled
Analysis of file <"Step1.prj"> failed.
--> 

Total memory usage is 246304 kilobytes

Number of errors   :   75 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

