============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:03:46 pm
  Module:                 carry_increment_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-20 ps) Path Delay Check
     Startpoint: (F) A[5]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    1540         -  
      Drv Adjust:+       0         0  
         Arrival:=    1540            
                                      
   Required Time:=    1540            
       Data Path:-    1560            
           Slack:=     -20            

Exceptions/Constraints:
  max_delay             1540            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  A[5]                                      -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g2966/X                                   -       A->X  F     sky130_fd_sc_hd__clkbuf_1      3 13.9   101   367     367    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g184/Y -       A->Y  R     sky130_fd_sc_hd__inv_2         1  9.7    59    86     454    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g19/Y  -       B->Y  R     sky130_fd_sc_hd__xnor2_2       2  8.9   171   120     574    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g18/Y  -       A->Y  F     sky130_fd_sc_hd__inv_2         1  5.6    42    52     625    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g15/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     682    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g13/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    46    60     742    (-,-) 
  g57/Y                                     -       B->Y  R     sky130_fd_sc_hd__nand3_2       1  6.8    66    76     818    (-,-) 
  g56/Y                                     -       A->Y  F     sky130_fd_sc_hd__clkinv_2      3 13.4    60    77     895    (-,-) 
  g50/Y                                     -       A->Y  R     sky130_fd_sc_hd__nand3_2       1  5.9    60    68     963    (-,-) 
  g49/Y                                     -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    50    61    1024    (-,-) 
  g8999/Y                                   -       A->Y  R     sky130_fd_sc_hd__nand2_4       4 21.3    83    84    1109    (-,-) 
  g8764/Y                                   -       A->Y  F     sky130_fd_sc_hd__nand2_4       4 16.3    52    66    1175    (-,-) 
  g9021/Y                                   -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    71    76    1251    (-,-) 
  g9020/Y                                   -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    54    67    1318    (-,-) 
  g9019/Y                                   -       A->Y  R     sky130_fd_sc_hd__inv_2         1 10.1    54    68    1386    (-,-) 
  g9018/Y                                   -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.6    50    60    1446    (-,-) 
  g9017/Y                                   -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   108   114    1560    (-,-) 
  S[31]                                     <<<     -     R     (port)                         -    -     -     0    1560    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

