----------------------------------------------------------------------------------
-- Company: Pontificia Universidad Javeriana Cali
-- Engineer: Juan Jose Restrepo Rosero
-- 
-- Create Date: 10/09/2021 08:33:21 AM
-- Design Name: A MIPS Computer
-- Module Name: MIPScomputer - Behavioral
-- Project Name: Application of a MIPS Computer
-- Target Devices: Artix-7
-- Tool Versions: 
-- Description: Elaboration of a MIPS-like Computer with basic I/O
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MIPScomputer is
    Port ( reset : in STD_LOGIC;
           clock : in STD_LOGIC);
end MIPScomputer;

architecture Behavioral of MIPScomputer is

begin


end Behavioral;
