CAPI=2:

# Copyright 2023 POLITO
# Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

name: "vlsi:polito:keccak"
description: "keccak HDL"

filesets:

  files_rtl_sv:
    depend:
    - x-heep::packages
    - pulp-platform.org::common_cells
    files:
    - utilities/register_interface/include/register_interface/assign.svh
    - utilities/register_interface/include/register_interface/typedef.svh
    - rtl/gen_sv/keccak_data_reg_pkg.sv
    - rtl/gen_sv/keccak_data_reg_top.sv
    - rtl/gen_sv/keccak_ctrl_reg_pkg.sv
    - rtl/gen_sv/keccak_ctrl_reg_top.sv
    - rtl/keccak_cu.sv
    - rtl/keccak_top.sv
    file_type: systemVerilogSource

  files_rtl_vhdl:
    depend:
    - x-heep::packages
    - pulp-platform.org::common_cells
    files:
    - rtl/keccak_globals.vhd
    - rtl/keccak_round_constants_gen.vhd
    - rtl/keccak_round.vhd
    - rtl/keccak_datapath.vhd
    - rtl/keccak.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/BRAM.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/BROM_TW.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/adder.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/address_generator.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/bN_2to1mux.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/barrett.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/butterfly.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/full_adder.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/half_adder.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/intmul.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/modadd.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/modmul.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/modsub.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/montgomery.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/ntt_intt.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/ntt_intt_top.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/param.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/reg_rst.vhd
    #- polito_pqc/ntt_intt_pwm/rtl/shiftreg.vhd
    file_type: vhdlSource    

  files_behav_rtl:
    files:
    #- vlsi_polito_keccak//eda/HDL/tech_lib/clkgate/rtl/keccak_clock_gate.sv
    #- polito_pqc/ntt_intt_pwm/eda/HDL/tech_lib/clkgate/rtl/ntt_intt_pwm_clock_gate.sv
    #file_type: systemVerilogSource

  files_verilator_waiver:
    files:
    - vlsi_polito_keccak/lint/keccak.vlt
    #- polito_pqc/ntt_intt_pwm/lint/ntt_intt_pwm.vlt
    file_type: vlt

targets:
  default:
    filesets:
    - files_rtl_sv
    - files_rtl_vhdl
    - tool_verilator? (files_verilator_waiver)
    - target_sim? (files_behav_rtl)
