Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot mul_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.sim/sim_1/behav/mul_pipe_tb.prj xil_defaultlib.mul_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/three_way_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_ADDER.vhd" into library xil_defaultlib
WARNING: [VRFC 10-280] actual for formal port y is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_ADDER.vhd:73]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd" into library xil_defaultlib
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:29]
WARNING: [VRFC 10-280] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:30]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:37]
WARNING: [VRFC 10-280] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:38]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:45]
WARNING: [VRFC 10-280] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:46]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:54]
WARNING: [VRFC 10-280] actual for formal port b is neither a static name nor a globally static expression [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd:55]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/RCA_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/mul_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/full_adder_star.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/HA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_comb_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_seq_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_bcomb_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_bseq_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/RCA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/BCD_ADDER_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/BCD_PA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/RCA_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/mul_pipr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.HA [ha_default]
Compiling architecture structural of entity xil_defaultlib.FA_seq [fa_seq_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_star [full_adder_star_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_pipe [mul_pipe_default]
Compiling architecture test_bench of entity xil_defaultlib.mul_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mul_pipe_tb_behav
