#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 18 22:28:16 2019
# Process ID: 8960
# Current directory: C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/synth_1
# Command line: vivado.exe -log z80_tester.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source z80_tester.tcl
# Log file: C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/synth_1/z80_tester.vds
# Journal file: C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source z80_tester.tcl -notrace
Command: synth_design -top z80_tester -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9408 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/clockDiv.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port vsync is not allowed [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port hsync is not allowed [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:39]
WARNING: [Synth 8-976] vsync has already been declared [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:39]
WARNING: [Synth 8-2654] second declaration of vsync ignored [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:39]
INFO: [Synth 8-994] vsync is declared here [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:13]
INFO: [Synth 8-994] hsync is declared here [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/segmentDecoder.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.270 ; gain = 113.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z80_tester' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/clockDiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/clockDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'z80_top_direct_n' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/z80_top_direct_n.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_delay' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/clk_delay.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clk_delay' (2#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/clk_delay.v:32]
INFO: [Synth 8-6157] synthesizing module 'decode_state' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/decode_state.v:32]
INFO: [Synth 8-6155] done synthesizing module 'decode_state' (3#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/decode_state.v:32]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/execute.v:38]
INFO: [Synth 8-6155] done synthesizing module 'execute' (4#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/execute.v:38]
INFO: [Synth 8-6157] synthesizing module 'interrupts' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/interrupts.v:32]
INFO: [Synth 8-6155] done synthesizing module 'interrupts' (5#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/interrupts.v:32]
INFO: [Synth 8-6157] synthesizing module 'ir' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/ir.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ir' (6#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/ir.v:32]
INFO: [Synth 8-6157] synthesizing module 'pin_control' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/pin_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pin_control' (7#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/pin_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'pla_decode' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/pla_decode.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pla_decode' (8#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/pla_decode.v:17]
INFO: [Synth 8-6157] synthesizing module 'resets' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/resets.v:32]
INFO: [Synth 8-6155] done synthesizing module 'resets' (9#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/resets.v:32]
INFO: [Synth 8-6157] synthesizing module 'memory_ifc' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/memory_ifc.v:32]
INFO: [Synth 8-6155] done synthesizing module 'memory_ifc' (10#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/memory_ifc.v:32]
INFO: [Synth 8-6157] synthesizing module 'sequencer' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/sequencer.v:32]
INFO: [Synth 8-6155] done synthesizing module 'sequencer' (11#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/sequencer.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_4' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_4' (12#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_4.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_8' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_8.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_8' (13#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_8.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (14#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_select' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_select.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_select' (15#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_select.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_flags' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_flags.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_2' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_2' (16#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_flags' (17#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_flags.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_core' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_slice' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_slice.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_slice' (18#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_slice.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_core' (19#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_bit_select' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_bit_select.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_bit_select' (20#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_bit_select.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_core' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_shifter_core.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_core' (21#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_shifter_core.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_2z' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_2z.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_2z' (22#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_2z.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_mux_3z' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_3z.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux_3z' (23#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_mux_3z.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_prep_daa' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_prep_daa.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_prep_daa' (24#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu_prep_daa.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu' (25#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/reg_file.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg_latch' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/reg_latch.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reg_latch' (26#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/reg_latch.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (27#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/reg_file.v:32]
INFO: [Synth 8-6157] synthesizing module 'reg_control' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/reg_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reg_control' (28#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/reg_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'address_latch' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/address_latch.v:32]
INFO: [Synth 8-6157] synthesizing module 'address_mux' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/address_mux.v:32]
INFO: [Synth 8-6155] done synthesizing module 'address_mux' (29#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/address_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'inc_dec' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/inc_dec.v:32]
INFO: [Synth 8-6157] synthesizing module 'inc_dec_2bit' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/inc_dec_2bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'inc_dec_2bit' (30#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/inc_dec_2bit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'inc_dec' (31#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/inc_dec.v:32]
INFO: [Synth 8-6155] done synthesizing module 'address_latch' (32#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/address_latch.v:32]
INFO: [Synth 8-6157] synthesizing module 'bus_control' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/bus_control.v:32]
INFO: [Synth 8-6155] done synthesizing module 'bus_control' (33#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/bus_control.v:32]
INFO: [Synth 8-6157] synthesizing module 'bus_switch' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/bus_switch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bus_switch' (34#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/bus_switch.v:25]
INFO: [Synth 8-6157] synthesizing module 'data_switch' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/data_switch.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_switch' (35#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/data_switch.v:32]
INFO: [Synth 8-6157] synthesizing module 'data_switch_mask' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/data_switch_mask.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_switch_mask' (36#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/data_switch_mask.v:32]
INFO: [Synth 8-6157] synthesizing module 'address_pins' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/address_pins.v:32]
INFO: [Synth 8-6155] done synthesizing module 'address_pins' (37#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/address_pins.v:32]
INFO: [Synth 8-6157] synthesizing module 'data_pins' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/data_pins.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_pins' (38#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/data_pins.v:32]
INFO: [Synth 8-6157] synthesizing module 'control_pins_n' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/control_pins_n.v:32]
INFO: [Synth 8-6155] done synthesizing module 'control_pins_n' (39#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/control_pins_n.v:32]
INFO: [Synth 8-6155] done synthesizing module 'z80_top_direct_n' (40#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/x/z80_top_direct_n.v:19]
INFO: [Synth 8-6157] synthesizing module 'mem_mapped_keyboard' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'data.mem' is read successfully [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:121]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (41#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'screenrom' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/screenrom.v:23]
INFO: [Synth 8-3876] $readmem data file 'myfile.data' is read successfully [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/screenrom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'screenrom' (42#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/screenrom.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/hdl/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/hdl/debouncer.v:23]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (43#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/hdl/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/hdl/PS2Receiver.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (44#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/hdl/PS2Receiver.v:23]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:75]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/quadSevenSeg.v:3]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/segmentDecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (45#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/segmentDecoder.v:3]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/quadSevenSeg.v:50]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/quadSevenSeg.v:50]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/quadSevenSeg.v:50]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/quadSevenSeg.v:50]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (46#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/imports/new/quadSevenSeg.v:3]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:127]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mem_mapped_keyboard' (47#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/imports/new/mem_mapped_keyboard.v:3]
INFO: [Synth 8-6155] done synthesizing module 'z80_tester' (48#1) [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
WARNING: [Synth 8-3331] design screenrom has unconnected port x[0]
WARNING: [Synth 8-3331] design screenrom has unconnected port y[0]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[11]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[10]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[9]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[8]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[7]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[6]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[5]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[4]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[3]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[2]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[1]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port sw[0]
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port btnU
WARNING: [Synth 8-3331] design mem_mapped_keyboard has unconnected port btnL
WARNING: [Synth 8-3331] design alu_prep_daa has unconnected port low[0]
WARNING: [Synth 8-3331] design execute has unconnected port pla[98]
WARNING: [Synth 8-3331] design execute has unconnected port pla[94]
WARNING: [Synth 8-3331] design execute has unconnected port pla[93]
WARNING: [Synth 8-3331] design execute has unconnected port pla[90]
WARNING: [Synth 8-3331] design execute has unconnected port pla[87]
WARNING: [Synth 8-3331] design execute has unconnected port pla[71]
WARNING: [Synth 8-3331] design execute has unconnected port pla[67]
WARNING: [Synth 8-3331] design execute has unconnected port pla[63]
WARNING: [Synth 8-3331] design execute has unconnected port pla[62]
WARNING: [Synth 8-3331] design execute has unconnected port pla[60]
WARNING: [Synth 8-3331] design execute has unconnected port pla[54]
WARNING: [Synth 8-3331] design execute has unconnected port pla[41]
WARNING: [Synth 8-3331] design execute has unconnected port pla[36]
WARNING: [Synth 8-3331] design execute has unconnected port pla[32]
WARNING: [Synth 8-3331] design execute has unconnected port pla[22]
WARNING: [Synth 8-3331] design execute has unconnected port pla[19]
WARNING: [Synth 8-3331] design execute has unconnected port pla[18]
WARNING: [Synth 8-3331] design execute has unconnected port pla[14]
WARNING: [Synth 8-3331] design execute has unconnected port pla[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 609.816 ; gain = 330.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.816 ; gain = 330.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.816 ; gain = 330.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z80_tester_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z80_tester_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 906.086 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 906.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 908.418 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 908.711 ; gain = 2.617
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 908.711 ; gain = 629.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 908.711 ; gain = 629.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
WARNING: set_property ALLOW_COMBINATORIAL_LOOPS could not find object (constraint file  {C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/constrs_1/new/Basys3.xdc}, line 302).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 908.711 ; gain = 629.563
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:05 ; elapsed = 00:04:08 . Memory (MB): peak = 908.711 ; gain = 629.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |rom_screenrom            |           1|     49140|
|2     |mem_mapped_keyboard__GC0 |           1|       936|
|3     |z80_tester__GC0          |           1|      8098|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 41    
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 125   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 91    
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module debouncer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module clockDiv__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module clockDiv__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mem_mapped_keyboard 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module clockDiv__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module decode_state 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module execute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module interrupts 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module ir 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pla_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 86    
Module resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module memory_ifc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module sequencer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module alu_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module alu_flags 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 10    
Module alu_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 5     
Module reg_latch__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_latch 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
Module inc_dec_2bit__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec_2bit__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec_2bit__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec_2bit__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec_2bit__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec_2bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module inc_dec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
Module address_latch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module address_pins 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module data_pins 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module z80_top_direct_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/pla_decode_/pla0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[11]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[10]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[9]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[8]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[7]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[6]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[5]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[4]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[3]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[2]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[1]
WARNING: [Synth 8-3331] design z80_tester has unconnected port sw[0]
WARNING: [Synth 8-3331] design z80_tester has unconnected port btnU
WARNING: [Synth 8-3331] design z80_tester has unconnected port btnL
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[0]' (FDE) to 'memi_2/uut/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[1]' (FDE) to 'memi_2/uut/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[2]' (FDE) to 'memi_2/uut/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[3]' (FDE) to 'memi_2/uut/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[4]' (FDE) to 'memi_2/uut/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[5]' (FDE) to 'memi_2/uut/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[6]' (FDE) to 'memi_2/uut/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'memi_2/uut/dataprev_reg[7]' (FDE) to 'memi_2/uut/keycode_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/interrupts_/int_armed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/clk_delay_/SYNTHESIZED_WIRE_9_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/clk_delay_/SYNTHESIZED_WIRE_8_reg )
INFO: [Synth 8-3886] merging instance 'i_0/cpu/interrupts_/int_armed_reg' (FDC) to 'i_0/cpu/clk_delay_/SYNTHESIZED_WIRE_7_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/clk_delay_/SYNTHESIZED_WIRE_7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/memory_ifc_/DFFE_intr_ff3_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:07 ; elapsed = 00:05:11 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|screenrom   | p_0_out    | 131072x12     | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                       | 
+------------+------------+-----------+----------------------+----------------------------------+
|z80_tester  | mem_reg    | Implied   | 64 K x 8             | RAM16X1S x 8  RAM256X1S x 1024   | 
+------------+------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |rom_screenrom            |           1|     22355|
|2     |mem_mapped_keyboard__GC0 |           1|      3265|
|3     |z80_tester__GC0          |           1|      5120|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:26 ; elapsed = 00:09:32 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_383(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_393(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_380(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_394(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_381(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_392(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_379(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_397(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_378(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_396(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_377(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_395(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_376(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/i_398(tricell)"
Inferred a: "set_disable_timing -from a -to z i_0/sw2_i_382(tricell)"
      : i_0/i_453/db[4]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:29 ; elapsed = 00:09:35 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                       | 
+------------+------------+-----------+----------------------+----------------------------------+
|z80_tester  | mem_reg    | Implied   | 64 K x 8             | RAM16X1S x 8  RAM256X1S x 1024   | 
+------------+------------+-----------+----------------------+----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |rom_screenrom            |           1|     22355|
|2     |mem_mapped_keyboard__GC0 |           1|      3265|
|3     |z80_tester__GC0          |           1|      5120|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_9732/z (tricell)
     1: i_9732/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9692/z (tricell)
     1: i_9692/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9572/z (tricell)
     1: i_9572/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z sw2_i_9676(tricell)"
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9685(tricell)"
Found timing loop:
     0: i_9568/z (tricell)
     1: i_9568/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z sw2_i_9672(tricell)"
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9729/z (tricell)
     1: i_9729/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9686(tricell)"
Found timing loop:
     0: i_9569/z (tricell)
     1: i_9569/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z sw2_i_9673(tricell)"
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9730/z (tricell)
     1: i_9730/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9687(tricell)"
Found timing loop:
     0: i_9570/z (tricell)
     1: i_9570/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z sw2_i_9674(tricell)"
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9730/z (tricell)
     1: i_9730/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9729/z (tricell)
     1: i_9729/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9673/z (tricell)
     1: sw2_i_9673/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9691(tricell)"
Inferred a: "set_disable_timing -from a -to z sw2_i_9675(tricell)"
Found timing loop:
     0: i_9579/z (tricell)
     1: i_9579/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9691/z (tricell)
     1: i_9691/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9571/z (tricell)
     1: i_9571/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9675/z (tricell)
     1: sw2_i_9675/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9730/z (tricell)
     1: i_9730/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9729/z (tricell)
     1: i_9729/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9674/z (tricell)
     1: sw2_i_9674/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9676/z (tricell)
     1: sw2_i_9676/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9675/z (tricell)
     1: sw2_i_9675/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9674/z (tricell)
     1: sw2_i_9674/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9578/z (tricell)
     1: i_9578/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9687/z (tricell)
     1: i_9687/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9729/z (tricell)
     1: i_9729/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9672/z (tricell)
     1: sw2_i_9672/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9673/z (tricell)
     1: sw2_i_9673/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9577/z (tricell)
     1: i_9577/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9686/z (tricell)
     1: i_9686/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9690(tricell)"
Inferred a: "set_disable_timing -from a -to z sw2_i_9671(tricell)"
Found timing loop:
     0: i_9575/z (tricell)
     1: i_9575/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9690/z (tricell)
     1: i_9690/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9567/z (tricell)
     1: i_9567/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9671/z (tricell)
     1: sw2_i_9671/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9689(tricell)"
Inferred a: "set_disable_timing -from a -to z sw2_i_9670(tricell)"
Found timing loop:
     0: i_9574/z (tricell)
     1: i_9574/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9689/z (tricell)
     1: i_9689/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9566/z (tricell)
     1: i_9566/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9670/z (tricell)
     1: sw2_i_9670/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from a -to z i_9688(tricell)"
Inferred a: "set_disable_timing -from a -to z sw2_i_9669(tricell)"
Found timing loop:
     0: i_9573/z (tricell)
     1: i_9573/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9688/z (tricell)
     1: i_9688/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9565/z (tricell)
     1: i_9565/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9669/z (tricell)
     1: sw2_i_9669/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9728/z (tricell)
     1: i_9728/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9676/z (tricell)
     1: sw2_i_9676/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9669/z (tricell)
     1: sw2_i_9669/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9670/z (tricell)
     1: sw2_i_9670/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9669/z (tricell)
     1: sw2_i_9669/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9671/z (tricell)
     1: sw2_i_9671/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9670/z (tricell)
     1: sw2_i_9670/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9672/z (tricell)
     1: sw2_i_9672/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9671/z (tricell)
     1: sw2_i_9671/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9672/z (tricell)
     1: sw2_i_9672/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9576/z (tricell)
     1: i_9576/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9685/z (tricell)
     1: i_9685/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: sw2_i_9676/z (tricell)
     1: sw2_i_9676/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9580/z (tricell)
     1: i_9580/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: i_9692/z (tricell)
     1: i_9692/z (tricell)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:36 ; elapsed = 00:09:42 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:38 ; elapsed = 00:09:45 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:38 ; elapsed = 00:09:45 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: flags_xf_i_2/O (LUT2)
     1: flags_xf_i_2/I0 (LUT2)
     2: flags_xf_i_4/O (LUT2)
     3: flags_xf_i_4/I0 (LUT2)
     4: flags_xf_i_11/O (LUT6)
     5: flags_xf_i_11/I4 (LUT6)
     6: \latch[3]_i_1__0 /O (LUT2)
     7: \latch[3]_i_1__0 /I0 (LUT2)
     8: \latch[3]_i_2__0 /O (LUT5)
     9: \latch[3]_i_2__0 /I4 (LUT5)
    10: \latch[3]_i_8__0 /O (LUT4)
    11: \latch[3]_i_8__0 /I2 (LUT4)
    12: flags_xf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O flags_xf_i_2"
Found timing loop:
     0: \latch[3]_i_1__0 /O (LUT2)
     1: \latch[3]_i_1__0 /I0 (LUT2)
     2: \latch[3]_i_2__0 /O (LUT5)
     3: \latch[3]_i_2__0 /I4 (LUT5)
     4: \latch[3]_i_8__0 /O (LUT4)
     5: \latch[3]_i_8__0 /I2 (LUT4)
     6: flags_xf_i_2/O (LUT2)
     7: flags_xf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[3]_i_1__0 "
Found timing loop:
     0: \latch[3]_i_12 /O (LUT2)
     1: \latch[3]_i_12 /I0 (LUT2)
     2: \latch[3]_i_13 /O (LUT6)
     3: \latch[3]_i_13 /I2 (LUT6)
     4: \latch[3]_i_1 /O (LUT2)
     5: \latch[3]_i_1 /I0 (LUT2)
     6: \latch[3]_i_2 /O (LUT5)
     7: \latch[3]_i_2 /I4 (LUT5)
     8: \latch[3]_i_8 /O (LUT4)
     9: \latch[3]_i_8 /I2 (LUT4)
    10: \latch[3]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[3]_i_12 "
Found timing loop:
     0: \latch[3]_i_1 /O (LUT2)
     1: \latch[3]_i_1 /I0 (LUT2)
     2: \latch[3]_i_2 /O (LUT5)
     3: \latch[3]_i_2 /I4 (LUT5)
     4: \latch[3]_i_8 /O (LUT4)
     5: \latch[3]_i_8 /I2 (LUT4)
     6: \latch[3]_i_12 /O (LUT2)
     7: \latch[3]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[3]_i_1 "
Found timing loop:
     0: flags_xf_i_2/O (LUT2)
     1: flags_xf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: \opcode[3]_i_1 /O (LUT2)
     1: \opcode[3]_i_1 /I0 (LUT2)
     2: \opcode[3]_i_2 /O (LUT4)
     3: \opcode[3]_i_2 /I2 (LUT4)
     4: flags_xf_i_2/O (LUT2)
     5: flags_xf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \opcode[3]_i_1 "
Found timing loop:
     0: flags_yf_i_2/O (LUT2)
     1: flags_yf_i_2/I0 (LUT2)
     2: flags_yf_i_3/O (LUT2)
     3: flags_yf_i_3/I0 (LUT2)
     4: flags_yf_i_5/O (LUT6)
     5: flags_yf_i_5/I4 (LUT6)
     6: \latch[5]_i_1__0 /O (LUT2)
     7: \latch[5]_i_1__0 /I0 (LUT2)
     8: \latch[5]_i_2__0 /O (LUT5)
     9: \latch[5]_i_2__0 /I4 (LUT5)
    10: \latch[5]_i_8__0 /O (LUT4)
    11: \latch[5]_i_8__0 /I2 (LUT4)
    12: flags_yf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O flags_yf_i_2"
Found timing loop:
     0: \latch[5]_i_1__0 /O (LUT2)
     1: \latch[5]_i_1__0 /I0 (LUT2)
     2: \latch[5]_i_2__0 /O (LUT5)
     3: \latch[5]_i_2__0 /I4 (LUT5)
     4: \latch[5]_i_8__0 /O (LUT4)
     5: \latch[5]_i_8__0 /I2 (LUT4)
     6: flags_yf_i_2/O (LUT2)
     7: flags_yf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[5]_i_1__0 "
Found timing loop:
     0: \latch[5]_i_12 /O (LUT2)
     1: \latch[5]_i_12 /I0 (LUT2)
     2: \latch[5]_i_13 /O (LUT6)
     3: \latch[5]_i_13 /I2 (LUT6)
     4: \latch[5]_i_1 /O (LUT2)
     5: \latch[5]_i_1 /I0 (LUT2)
     6: \latch[5]_i_2 /O (LUT5)
     7: \latch[5]_i_2 /I4 (LUT5)
     8: \latch[5]_i_8 /O (LUT4)
     9: \latch[5]_i_8 /I2 (LUT4)
    10: \latch[5]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[5]_i_12 "
Found timing loop:
     0: \latch[5]_i_1 /O (LUT2)
     1: \latch[5]_i_1 /I0 (LUT2)
     2: \latch[5]_i_2 /O (LUT5)
     3: \latch[5]_i_2 /I4 (LUT5)
     4: \latch[5]_i_8 /O (LUT4)
     5: \latch[5]_i_8 /I2 (LUT4)
     6: \latch[5]_i_12 /O (LUT2)
     7: \latch[5]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[5]_i_1 "
Found timing loop:
     0: flags_yf_i_2/O (LUT2)
     1: flags_yf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: \opcode[5]_i_1 /O (LUT2)
     1: \opcode[5]_i_1 /I0 (LUT2)
     2: \opcode[5]_i_2 /O (LUT4)
     3: \opcode[5]_i_2 /I2 (LUT4)
     4: flags_yf_i_2/O (LUT2)
     5: flags_yf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \opcode[5]_i_1 "
Found timing loop:
     0: DFFE_inst_latch_hf_i_2/O (LUT2)
     1: DFFE_inst_latch_hf_i_2/I0 (LUT2)
     2: DFFE_inst_latch_hf_i_6/O (LUT2)
     3: DFFE_inst_latch_hf_i_6/I0 (LUT2)
     4: DFFE_inst_latch_hf_i_15/O (LUT6)
     5: DFFE_inst_latch_hf_i_15/I4 (LUT6)
     6: \latch[4]_i_1__0 /O (LUT2)
     7: \latch[4]_i_1__0 /I0 (LUT2)
     8: \latch[4]_i_2__0 /O (LUT5)
     9: \latch[4]_i_2__0 /I4 (LUT5)
    10: \latch[4]_i_8__0 /O (LUT4)
    11: \latch[4]_i_8__0 /I2 (LUT4)
    12: DFFE_inst_latch_hf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O DFFE_inst_latch_hf_i_2"
Found timing loop:
     0: \latch[4]_i_1__0 /O (LUT2)
     1: \latch[4]_i_1__0 /I0 (LUT2)
     2: \latch[4]_i_2__0 /O (LUT5)
     3: \latch[4]_i_2__0 /I4 (LUT5)
     4: \latch[4]_i_8__0 /O (LUT4)
     5: \latch[4]_i_8__0 /I2 (LUT4)
     6: DFFE_inst_latch_hf_i_2/O (LUT2)
     7: DFFE_inst_latch_hf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[4]_i_1__0 "
Found timing loop:
     0: \latch[4]_i_12 /O (LUT2)
     1: \latch[4]_i_12 /I0 (LUT2)
     2: \latch[4]_i_13 /O (LUT6)
     3: \latch[4]_i_13 /I2 (LUT6)
     4: \latch[4]_i_1 /O (LUT2)
     5: \latch[4]_i_1 /I0 (LUT2)
     6: \latch[4]_i_2 /O (LUT5)
     7: \latch[4]_i_2 /I4 (LUT5)
     8: \latch[4]_i_8 /O (LUT4)
     9: \latch[4]_i_8 /I2 (LUT4)
    10: \latch[4]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[4]_i_12 "
Found timing loop:
     0: \latch[4]_i_1 /O (LUT2)
     1: \latch[4]_i_1 /I0 (LUT2)
     2: \latch[4]_i_2 /O (LUT5)
     3: \latch[4]_i_2 /I4 (LUT5)
     4: \latch[4]_i_8 /O (LUT4)
     5: \latch[4]_i_8 /I2 (LUT4)
     6: \latch[4]_i_12 /O (LUT2)
     7: \latch[4]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[4]_i_1 "
Found timing loop:
     0: DFFE_inst_latch_hf_i_2/O (LUT2)
     1: DFFE_inst_latch_hf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Found timing loop:
     0: \opcode[4]_i_1 /O (LUT2)
     1: \opcode[4]_i_1 /I0 (LUT2)
     2: \opcode[4]_i_2 /O (LUT4)
     3: \opcode[4]_i_2 /I2 (LUT4)
     4: DFFE_inst_latch_hf_i_2/O (LUT2)
     5: DFFE_inst_latch_hf_i_2/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \opcode[4]_i_1 "
Found timing loop:
     0: \latch[7]_i_2__2 /O (LUT2)
     1: \latch[7]_i_2__2 /I0 (LUT2)
     2: \latch[7]_i_4 /O (LUT5)
     3: \latch[7]_i_4 /I4 (LUT5)
     4: \latch[7]_i_14__1 /O (LUT4)
     5: \latch[7]_i_14__1 /I2 (LUT4)
     6: DFFE_inst_latch_sf_i_3/O (LUT2)
     7: DFFE_inst_latch_sf_i_3/I0 (LUT2)
     8: DFFE_inst_latch_sf_i_12/O (LUT2)
     9: DFFE_inst_latch_sf_i_12/I0 (LUT2)
    10: DFFE_inst_latch_sf_i_29/O (LUT6)
    11: DFFE_inst_latch_sf_i_29/I4 (LUT6)
    12: \latch[7]_i_2__2 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[7]_i_2__2 "
Found timing loop:
     0: \latch[7]_i_133 /O (LUT2)
     1: \latch[7]_i_133 /I0 (LUT2)
     2: \latch[7]_i_188 /O (LUT6)
     3: \latch[7]_i_188 /I2 (LUT6)
     4: \latch[7]_i_2__1 /O (LUT2)
     5: \latch[7]_i_2__1 /I0 (LUT2)
     6: \latch[7]_i_8 /O (LUT5)
     7: \latch[7]_i_8 /I4 (LUT5)
     8: \latch[7]_i_40 /O (LUT4)
     9: \latch[7]_i_40 /I2 (LUT4)
    10: \latch[7]_i_133 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[7]_i_133 "
Found timing loop:
     0: \latch[7]_i_2__1 /O (LUT2)
     1: \latch[7]_i_2__1 /I0 (LUT2)
     2: \latch[7]_i_8 /O (LUT5)
     3: \latch[7]_i_8 /I4 (LUT5)
     4: \latch[7]_i_40 /O (LUT4)
     5: \latch[7]_i_40 /I2 (LUT4)
     6: \latch[7]_i_133 /O (LUT2)
     7: \latch[7]_i_133 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[7]_i_2__1 "
Found timing loop:
     0: DFFE_inst_latch_sf_i_3/O (LUT2)
     1: DFFE_inst_latch_sf_i_3/I0 (LUT2)
     2: DFFE_inst_latch_sf_i_12/O (LUT2)
     3: DFFE_inst_latch_sf_i_12/I0 (LUT2)
     4: DFFE_inst_latch_sf_i_29/O (LUT6)
     5: DFFE_inst_latch_sf_i_29/I4 (LUT6)
     6: \latch[7]_i_2__2 /O (LUT2)
     7: \latch[7]_i_2__2 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O DFFE_inst_latch_sf_i_3"
Found timing loop:
     0: \latch[7]_i_2__4 /O (LUT2)
     1: \latch[7]_i_2__4 /I0 (LUT2)
     2: \latch[7]_i_4__1 /O (LUT2)
     3: \latch[7]_i_4__1 /I0 (LUT2)
     4: \latch[7]_i_7 /O (LUT6)
     5: \latch[7]_i_7 /I4 (LUT6)
     6: \latch[7]_i_2__2 /O (LUT2)
     7: \latch[7]_i_2__2 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[7]_i_2__4 "
Found timing loop:
     0: \latch[1]_i_1__0 /O (LUT2)
     1: \latch[1]_i_1__0 /I0 (LUT2)
     2: \latch[1]_i_2__0 /O (LUT5)
     3: \latch[1]_i_2__0 /I4 (LUT5)
     4: \latch[1]_i_8__0 /O (LUT4)
     5: \latch[1]_i_8__0 /I2 (LUT4)
     6: \opcode[1]_i_4 /O (LUT2)
     7: \opcode[1]_i_4 /I0 (LUT2)
     8: \opcode[1]_i_5 /O (LUT2)
     9: \opcode[1]_i_5 /I0 (LUT2)
    10: \opcode[1]_i_7 /O (LUT6)
    11: \opcode[1]_i_7 /I4 (LUT6)
    12: \latch[1]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[1]_i_1__0 "
Found timing loop:
     0: \latch[1]_i_12 /O (LUT2)
     1: \latch[1]_i_12 /I0 (LUT2)
     2: \latch[1]_i_13 /O (LUT6)
     3: \latch[1]_i_13 /I2 (LUT6)
     4: \latch[1]_i_1 /O (LUT2)
     5: \latch[1]_i_1 /I0 (LUT2)
     6: \latch[1]_i_2 /O (LUT5)
     7: \latch[1]_i_2 /I4 (LUT5)
     8: \latch[1]_i_8 /O (LUT4)
     9: \latch[1]_i_8 /I2 (LUT4)
    10: \latch[1]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[1]_i_12 "
Found timing loop:
     0: \latch[1]_i_1 /O (LUT2)
     1: \latch[1]_i_1 /I0 (LUT2)
     2: \latch[1]_i_2 /O (LUT5)
     3: \latch[1]_i_2 /I4 (LUT5)
     4: \latch[1]_i_8 /O (LUT4)
     5: \latch[1]_i_8 /I2 (LUT4)
     6: \latch[1]_i_12 /O (LUT2)
     7: \latch[1]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[1]_i_1 "
Found timing loop:
     0: \opcode[1]_i_4 /O (LUT2)
     1: \opcode[1]_i_4 /I0 (LUT2)
     2: \opcode[1]_i_5 /O (LUT2)
     3: \opcode[1]_i_5 /I0 (LUT2)
     4: \opcode[1]_i_7 /O (LUT6)
     5: \opcode[1]_i_7 /I4 (LUT6)
     6: \latch[1]_i_1__0 /O (LUT2)
     7: \latch[1]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \opcode[1]_i_4 "
Found timing loop:
     0: \latch[1]_i_1__2 /O (LUT2)
     1: \latch[1]_i_1__2 /I0 (LUT2)
     2: \latch[1]_i_2__2 /O (LUT2)
     3: \latch[1]_i_2__2 /I0 (LUT2)
     4: \latch[1]_i_4__2 /O (LUT6)
     5: \latch[1]_i_4__2 /I4 (LUT6)
     6: \latch[1]_i_1__0 /O (LUT2)
     7: \latch[1]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[1]_i_1__2 "
Found timing loop:
     0: \latch[2]_i_1__0 /O (LUT2)
     1: \latch[2]_i_1__0 /I0 (LUT2)
     2: \latch[2]_i_2__0 /O (LUT5)
     3: \latch[2]_i_2__0 /I4 (LUT5)
     4: \latch[2]_i_8__0 /O (LUT4)
     5: \latch[2]_i_8__0 /I2 (LUT4)
     6: \opcode[2]_i_4 /O (LUT2)
     7: \opcode[2]_i_4 /I0 (LUT2)
     8: \opcode[2]_i_5 /O (LUT2)
     9: \opcode[2]_i_5 /I0 (LUT2)
    10: \opcode[2]_i_7 /O (LUT6)
    11: \opcode[2]_i_7 /I4 (LUT6)
    12: \latch[2]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[2]_i_1__0 "
Found timing loop:
     0: \latch[2]_i_12 /O (LUT2)
     1: \latch[2]_i_12 /I0 (LUT2)
     2: \latch[2]_i_13 /O (LUT6)
     3: \latch[2]_i_13 /I2 (LUT6)
     4: \latch[2]_i_1 /O (LUT2)
     5: \latch[2]_i_1 /I0 (LUT2)
     6: \latch[2]_i_2 /O (LUT5)
     7: \latch[2]_i_2 /I4 (LUT5)
     8: \latch[2]_i_8 /O (LUT4)
     9: \latch[2]_i_8 /I2 (LUT4)
    10: \latch[2]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[2]_i_12 "
Found timing loop:
     0: \latch[2]_i_1 /O (LUT2)
     1: \latch[2]_i_1 /I0 (LUT2)
     2: \latch[2]_i_2 /O (LUT5)
     3: \latch[2]_i_2 /I4 (LUT5)
     4: \latch[2]_i_8 /O (LUT4)
     5: \latch[2]_i_8 /I2 (LUT4)
     6: \latch[2]_i_12 /O (LUT2)
     7: \latch[2]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[2]_i_1 "
Found timing loop:
     0: \opcode[2]_i_4 /O (LUT2)
     1: \opcode[2]_i_4 /I0 (LUT2)
     2: \opcode[2]_i_5 /O (LUT2)
     3: \opcode[2]_i_5 /I0 (LUT2)
     4: \opcode[2]_i_7 /O (LUT6)
     5: \opcode[2]_i_7 /I4 (LUT6)
     6: \latch[2]_i_1__0 /O (LUT2)
     7: \latch[2]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \opcode[2]_i_4 "
Found timing loop:
     0: \latch[2]_i_1__2 /O (LUT2)
     1: \latch[2]_i_1__2 /I0 (LUT2)
     2: \latch[2]_i_2__2 /O (LUT2)
     3: \latch[2]_i_2__2 /I0 (LUT2)
     4: \latch[2]_i_4__2 /O (LUT6)
     5: \latch[2]_i_4__2 /I4 (LUT6)
     6: \latch[2]_i_1__0 /O (LUT2)
     7: \latch[2]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[2]_i_1__2 "
Found timing loop:
     0: \latch[0]_i_1__0 /O (LUT2)
     1: \latch[0]_i_1__0 /I0 (LUT2)
     2: \latch[0]_i_2__0 /O (LUT5)
     3: \latch[0]_i_2__0 /I4 (LUT5)
     4: \latch[0]_i_8__0 /O (LUT4)
     5: \latch[0]_i_8__0 /I2 (LUT4)
     6: DFFE_inst_latch_cf_i_2/O (LUT2)
     7: DFFE_inst_latch_cf_i_2/I0 (LUT2)
     8: DFFE_inst_latch_cf_i_5/O (LUT2)
     9: DFFE_inst_latch_cf_i_5/I0 (LUT2)
    10: DFFE_inst_latch_cf_i_14/O (LUT6)
    11: DFFE_inst_latch_cf_i_14/I4 (LUT6)
    12: \latch[0]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[0]_i_1__0 "
Found timing loop:
     0: \latch[0]_i_12 /O (LUT2)
     1: \latch[0]_i_12 /I0 (LUT2)
     2: \latch[0]_i_13 /O (LUT6)
     3: \latch[0]_i_13 /I2 (LUT6)
     4: \latch[0]_i_1 /O (LUT2)
     5: \latch[0]_i_1 /I0 (LUT2)
     6: \latch[0]_i_2 /O (LUT5)
     7: \latch[0]_i_2 /I4 (LUT5)
     8: \latch[0]_i_8 /O (LUT4)
     9: \latch[0]_i_8 /I2 (LUT4)
    10: \latch[0]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[0]_i_12 "
Found timing loop:
     0: \latch[0]_i_1 /O (LUT2)
     1: \latch[0]_i_1 /I0 (LUT2)
     2: \latch[0]_i_2 /O (LUT5)
     3: \latch[0]_i_2 /I4 (LUT5)
     4: \latch[0]_i_8 /O (LUT4)
     5: \latch[0]_i_8 /I2 (LUT4)
     6: \latch[0]_i_12 /O (LUT2)
     7: \latch[0]_i_12 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O \latch[0]_i_1 "
Found timing loop:
     0: DFFE_inst_latch_cf_i_2/O (LUT2)
     1: DFFE_inst_latch_cf_i_2/I0 (LUT2)
     2: DFFE_inst_latch_cf_i_5/O (LUT2)
     3: DFFE_inst_latch_cf_i_5/I0 (LUT2)
     4: DFFE_inst_latch_cf_i_14/O (LUT6)
     5: DFFE_inst_latch_cf_i_14/I4 (LUT6)
     6: \latch[0]_i_1__0 /O (LUT2)
     7: \latch[0]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
Inferred a: "set_disable_timing -from I0 -to O DFFE_inst_latch_cf_i_2"
Found timing loop:
     0: \latch[0]_i_1__2 /O (LUT2)
     1: \latch[0]_i_1__2 /I0 (LUT2)
     2: \latch[0]_i_2__2 /O (LUT2)
     3: \latch[0]_i_2__2 /I0 (LUT2)
     4: \latch[0]_i_4__2 /O (LUT6)
     5: \latch[0]_i_4__2 /I4 (LUT6)
     6: \latch[0]_i_1__0 /O (LUT2)
     7: \latch[0]_i_1__0 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.srcs/sources_1/new/z80_tester.v:3]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Inferred a: "set_disable_timing -from I0 -to O \latch[0]_i_1__2 "
Found timing loop:
     0: \latch[6]_i_13 /O (LUT6)
     1: \latch[6]_i_13 /I2 (LUT6)
     2: \latch[6]_i_1 /O (LUT2)
     3: \latch[6]_i_1 /I0 (LUT2)
     4: \latch[6]_i_2 /O (LUT5)
     5: \latch[6]_i_2 /I4 (LUT5)
     6: \latch[6]_i_8 /O (LUT4)
     7: \latch[6]_i_8 /I2 (LUT4)
     8: \latch[6]_i_12 /O (LUT2)
     9: \latch[6]_i_12 /I0 (LUT2)
    10: \latch[6]_i_13 /O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O \latch[6]_i_13 "
Found timing loop:
     0: \latch[6]_i_1 /O (LUT2)
     1: \latch[6]_i_1 /I0 (LUT2)
     2: \latch[6]_i_2 /O (LUT5)
     3: \latch[6]_i_2 /I4 (LUT5)
     4: \latch[6]_i_8 /O (LUT4)
     5: \latch[6]_i_8 /I0 (LUT4)
     6: \latch[6]_i_1__1 /O (LUT2)
     7: \latch[6]_i_1__1 /I0 (LUT2)
     8: \latch[6]_i_2__1 /O (LUT2)
     9: \latch[6]_i_2__1 /I0 (LUT2)
    10: \latch[6]_i_4__1 /O (LUT6)
    11: \latch[6]_i_4__1 /I4 (LUT6)
    12: \latch[6]_i_1 /O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O \latch[6]_i_1 "
Found timing loop:
     0: \opcode[6]_i_4 /O (LUT2)
     1: \opcode[6]_i_4 /I0 (LUT2)
     2: \opcode[6]_i_5 /O (LUT2)
     3: \opcode[6]_i_5 /I0 (LUT2)
     4: \opcode[6]_i_7 /O (LUT6)
     5: \opcode[6]_i_7 /I4 (LUT6)
     6: \latch[6]_i_1__0 /O (LUT2)
     7: \latch[6]_i_1__0 /I0 (LUT2)
     8: \latch[6]_i_2__0 /O (LUT5)
     9: \latch[6]_i_2__0 /I4 (LUT5)
    10: \latch[6]_i_8__0 /O (LUT4)
    11: \latch[6]_i_8__0 /I2 (LUT4)
    12: \opcode[6]_i_4 /O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O \opcode[6]_i_4 "
Found timing loop:
     0: \latch[6]_i_1__0 /O (LUT2)
     1: \latch[6]_i_1__0 /I0 (LUT2)
     2: \latch[6]_i_2__0 /O (LUT5)
     3: \latch[6]_i_2__0 /I4 (LUT5)
     4: \latch[6]_i_8__0 /O (LUT4)
     5: \latch[6]_i_8__0 /I2 (LUT4)
     6: \opcode[6]_i_4 /O (LUT2)
     7: \opcode[6]_i_4 /O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O \latch[6]_i_1__0 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:42 ; elapsed = 00:09:48 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:05 ; elapsed = 00:10:11 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:25 ; elapsed = 00:10:31 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:25 ; elapsed = 00:10:32 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |     8|
|3     |LUT1      |    50|
|4     |LUT2      |   399|
|5     |LUT3      |   257|
|6     |LUT4      |   631|
|7     |LUT5      |  1507|
|8     |LUT6      | 12699|
|9     |MUXF7     |  4315|
|10    |MUXF8     |   703|
|11    |RAM16X1S  |     8|
|12    |RAM256X1S |  1024|
|13    |FDCE      |    81|
|14    |FDPE      |     6|
|15    |FDRE      |   390|
|16    |IBUF      |     4|
|17    |OBUF      |    26|
|18    |OBUFT     |    16|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    | 22127|
|2     |  cpu                  |z80_top_direct_n    |  2698|
|3     |    address_latch_     |address_latch       |    42|
|4     |    address_pins_      |address_pins        |   275|
|5     |    alu_               |alu                 |    42|
|6     |    alu_control_       |alu_control         |     2|
|7     |    alu_flags_         |alu_flags           |    15|
|8     |    data_pins_         |data_pins           |    24|
|9     |    decode_state_      |decode_state        |    15|
|10    |    execute_           |execute             |  1227|
|11    |    interrupts_        |interrupts          |     1|
|12    |    ir_                |ir                  |   247|
|13    |    memory_ifc_        |memory_ifc          |    23|
|14    |    reg_control_       |reg_control         |     7|
|15    |    reg_file_          |reg_file            |   336|
|16    |      b2v_latch_af2_hi |reg_latch           |     8|
|17    |      b2v_latch_af2_lo |reg_latch_42        |     8|
|18    |      b2v_latch_af_hi  |reg_latch_43        |     8|
|19    |      b2v_latch_af_lo  |reg_latch_44        |     8|
|20    |      b2v_latch_bc2_hi |reg_latch_45        |    16|
|21    |      b2v_latch_bc2_lo |reg_latch_46        |    16|
|22    |      b2v_latch_bc_hi  |reg_latch_47        |     8|
|23    |      b2v_latch_bc_lo  |reg_latch_48        |     8|
|24    |      b2v_latch_de2_hi |reg_latch_49        |     8|
|25    |      b2v_latch_de2_lo |reg_latch_50        |     8|
|26    |      b2v_latch_de_hi  |reg_latch_51        |    16|
|27    |      b2v_latch_de_lo  |reg_latch_52        |    16|
|28    |      b2v_latch_hl2_hi |reg_latch_53        |     8|
|29    |      b2v_latch_hl2_lo |reg_latch_54        |     8|
|30    |      b2v_latch_hl_hi  |reg_latch_55        |     8|
|31    |      b2v_latch_hl_lo  |reg_latch_56        |     8|
|32    |      b2v_latch_ir_hi  |reg_latch_57        |    16|
|33    |      b2v_latch_ir_lo  |reg_latch_58        |    16|
|34    |      b2v_latch_ix_hi  |reg_latch_59        |    16|
|35    |      b2v_latch_ix_lo  |reg_latch_60        |    16|
|36    |      b2v_latch_iy_hi  |reg_latch_61        |     8|
|37    |      b2v_latch_iy_lo  |reg_latch_62        |     8|
|38    |      b2v_latch_pc_hi  |reg_latch_63        |     8|
|39    |      b2v_latch_pc_lo  |reg_latch_64        |     8|
|40    |      b2v_latch_sp_hi  |reg_latch_65        |     8|
|41    |      b2v_latch_sp_lo  |reg_latch_66        |     8|
|42    |      b2v_latch_wz_hi  |reg_latch_67        |    32|
|43    |      b2v_latch_wz_lo  |reg_latch_68        |    32|
|44    |    resets_            |resets              |    25|
|45    |    sequencer_         |sequencer           |   416|
|46    |  fdivTarget           |clockDiv            |     1|
|47    |  \genblk1[0].fdiv     |clockDiv_0          |     2|
|48    |  \genblk1[10].fdiv    |clockDiv_1          |     2|
|49    |  \genblk1[11].fdiv    |clockDiv_2          |     2|
|50    |  \genblk1[12].fdiv    |clockDiv_3          |     2|
|51    |  \genblk1[13].fdiv    |clockDiv_4          |     2|
|52    |  \genblk1[14].fdiv    |clockDiv_5          |     2|
|53    |  \genblk1[15].fdiv    |clockDiv_6          |     2|
|54    |  \genblk1[16].fdiv    |clockDiv_7          |     2|
|55    |  \genblk1[17].fdiv    |clockDiv_8          |     2|
|56    |  \genblk1[18].fdiv    |clockDiv_9          |     2|
|57    |  \genblk1[19].fdiv    |clockDiv_10         |     2|
|58    |  \genblk1[1].fdiv     |clockDiv_11         |     2|
|59    |  \genblk1[20].fdiv    |clockDiv_12         |     2|
|60    |  \genblk1[21].fdiv    |clockDiv_13         |     2|
|61    |  \genblk1[2].fdiv     |clockDiv_14         |     2|
|62    |  \genblk1[3].fdiv     |clockDiv_15         |     2|
|63    |  \genblk1[4].fdiv     |clockDiv_16         |     2|
|64    |  \genblk1[5].fdiv     |clockDiv_17         |     2|
|65    |  \genblk1[6].fdiv     |clockDiv_18         |     2|
|66    |  \genblk1[7].fdiv     |clockDiv_19         |     2|
|67    |  \genblk1[8].fdiv     |clockDiv_20         |     2|
|68    |  \genblk1[9].fdiv     |clockDiv_21         |     2|
|69    |  mem                  |mem_mapped_keyboard | 19334|
|70    |    rom                |screenrom           | 10398|
|71    |    fdivTarget         |clockDiv_22         |     2|
|72    |    \genblk1[0].fdiv   |clockDiv_23         |     2|
|73    |    \genblk1[10].fdiv  |clockDiv_24         |     2|
|74    |    \genblk1[11].fdiv  |clockDiv_25         |     2|
|75    |    \genblk1[12].fdiv  |clockDiv_26         |     2|
|76    |    \genblk1[13].fdiv  |clockDiv_27         |     2|
|77    |    \genblk1[14].fdiv  |clockDiv_28         |     2|
|78    |    \genblk1[15].fdiv  |clockDiv_29         |     2|
|79    |    \genblk1[16].fdiv  |clockDiv_30         |     2|
|80    |    \genblk1[17].fdiv  |clockDiv_31         |     2|
|81    |    \genblk1[1].fdiv   |clockDiv_32         |     2|
|82    |    \genblk1[2].fdiv   |clockDiv_33         |     2|
|83    |    \genblk1[3].fdiv   |clockDiv_34         |     2|
|84    |    \genblk1[4].fdiv   |clockDiv_35         |     2|
|85    |    \genblk1[5].fdiv   |clockDiv_36         |     2|
|86    |    \genblk1[6].fdiv   |clockDiv_37         |     2|
|87    |    \genblk1[7].fdiv   |clockDiv_38         |     2|
|88    |    \genblk1[8].fdiv   |clockDiv_39         |     2|
|89    |    \genblk1[9].fdiv   |clockDiv_40         |     2|
|90    |    q7seg              |quadSevenSeg        |    19|
|91    |    uut                |PS2Receiver         |    95|
|92    |      db_clk           |debouncer           |    15|
|93    |      db_data          |debouncer_41        |    16|
|94    |    vga_sync_unit      |vga_sync            |  7285|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:25 ; elapsed = 00:10:32 . Memory (MB): peak = 1069.059 ; gain = 789.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 104 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:09 ; elapsed = 00:10:23 . Memory (MB): peak = 1069.059 ; gain = 491.016
Synthesis Optimization Complete : Time (s): cpu = 00:10:25 ; elapsed = 00:10:32 . Memory (MB): peak = 1069.059 ; gain = 789.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1069.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1032 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 63 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:34 ; elapsed = 00:10:41 . Memory (MB): peak = 1069.059 ; gain = 801.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1069.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sawaphob Chavana/Desktop/hw-syn-lab-project-master/Z80.runs/synth_1/z80_tester.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z80_tester_utilization_synth.rpt -pb z80_tester_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 18 22:39:04 2019...
