I 000049 55 1292          1688797023287 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version vef)
	(_time 1688797023288 2023.07.08 09:47:03)
	(_source(\../src/main.vhd\))
	(_parameters dbg tan)
	(_code 9692929991c0c6809596d0cc93909390c290c09194)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000049 55 1318          1688797330982 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688797330983 2023.07.08 09:52:10)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code 8ddf8b83d8dbdd9b8e8dcbd7888b888bd98bdb8a8f)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000049 55 1318          1688920969203 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688920969204 2023.07.09 20:12:49)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code 67676767613137716467213d626162613361316065)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000050 55 1477          1688920991725 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688920991726 2023.07.09 20:13:11)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 5b0f09585a0d0a4d595f18000f5d5a5d085c5e5d5a)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int src1 3 0 25(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_var(_int src2 4 0 26(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . alu_struc 1 -1)
)
V 000050 55 3992          1688921055578 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version vef)
	(_time 1688921055579 2023.07.09 20:14:15)
	(_source(\../src/mem_stage.vhd\))
	(_parameters dbg tan)
	(_code ce9a9f9b9e99cedb9dcbdd959bc8cfc8c9c8cbc89a)
	(_coverage d)
	(_ent
		(_time 1688920892285)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
V 000051 55 2556          1688921125814 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version vef)
	(_time 1688921125815 2023.07.09 20:15:25)
	(_source(\../src/exec_stage.vhd\))
	(_parameters dbg tan)
	(_code 297c242c287e783f287f6f727b2e2d2f282f2e2f2c)
	(_coverage d)
	(_ent
		(_time 1688921073619)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000052 55 956           1688928355794 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1688928355795 2023.07.09 22:15:55)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code 494e194b441e195f4e4f5b16194a4f4f484f4d4f4d)
	(_coverage d)
	(_ent
		(_time 1688928059670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2466          1688930561541 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688930561542 2023.07.09 22:52:41)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 6f3a6c6f6a393e796a3b2c343b696e693c686a696e)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 35(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 39(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 6 0 40(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(5)(6)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000049 55 1318          1688930906951 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 1 22))
	(_version vef)
	(_time 1688930906952 2023.07.09 22:58:26)
	(_source(\../src/main.vhd\(\../src/data_memory.vhd\)))
	(_parameters dbg tan)
	(_code bdbbbee9e8ebedabbebdfbe7b8bbb8bbe9bbebbabf)
	(_coverage d)
	(_ent
		(_time 1688796841739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 1 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 1 24(_arch(_uni))))
		(_var(_int index -2 1 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 1 27(_prcs(_simple)(_trgt(5)(4))(_sens(1))(_mon)(_read(5)(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
V 000052 55 956           1688968978098 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version vef)
	(_time 1688968978099 2023.07.10 09:32:58)
	(_source(\../src/adder.vhd\))
	(_parameters dbg tan)
	(_code feaef7aeafa9aee8f9f8eca1aefdf8f8fff8faf8fa)
	(_coverage d)
	(_ent
		(_time 1688928059670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000050 55 2466          1688969771793 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688969771794 2023.07.10 09:46:11)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 65626165333334736036263e316364633662606364)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 35(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 39(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 6 0 40(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(5)(6)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000050 55 2693          1688970195589 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version vef)
	(_time 1688970195590 2023.07.10 09:53:15)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code dad48888d88c8bccdedf99818edcdbdc89dddfdcdb)
	(_coverage d)
	(_ent
		(_time 1688920980242)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000050 55 2697          1688963926759 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688963926760 2023.07.10 08:08:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2e2e7a2a28787f382a2b6d757a282f287d292b282f)
	(_ent
		(_time 1688963926757)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000049 55 1300          1688963929949 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688963929950 2023.07.10 08:08:49)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code a2a3f7f5a1f4f2b4a1a2e4f8a7a4a7a4f6a4f4a5a0)
	(_ent
		(_time 1688963929947)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688963929960 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688963929961 2023.07.10 08:08:49)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code b1b0e5e4b8e6e0a7b0e7f7eae3b6b5b7b0b7b6b7b4)
	(_ent
		(_time 1688963929958)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688963929981 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688963929982 2023.07.10 08:08:49)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code c1c0c494c596c1d492c4d29a94c7c0c7c6c7c4c795)
	(_ent
		(_time 1688963929979)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688963929990 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688963929991 2023.07.10 08:08:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c1c09194939790d7c5c4829a95c7c0c792c6c4c7c0)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688963929998 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688963929999 2023.07.10 08:08:49)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code d1d08183d48681c7d6d7c38e81d2d7d7d0d7d5d7d5)
	(_ent
		(_time 1688963929996)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000049 55 1300          1688964222124 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688964222125 2023.07.10 08:13:42)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code eebdbcbdbab8bef8edeea8b4ebe8ebe8bae8b8e9ec)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688964222133 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688964222134 2023.07.10 08:13:42)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code fdaeaeaca1aaacebfcabbba6affaf9fbfcfbfafbf8)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688964222147 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688964222148 2023.07.10 08:13:42)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0d5d590b5c5a0d185e081e56580b0c0b0a0b080b59)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688964222155 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688964222156 2023.07.10 08:13:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5d0c0b0a5b5c1b09084e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688964222165 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688964222166 2023.07.10 08:13:42)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1c4c1d1b4b4b4c0a1b1a0e434c1f1a1a1d1a181a18)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688964222174 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688964222175 2023.07.10 08:13:42)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1c4c151b1a4a4b0b1a120e47481a1f1b181a151a4a)
	(_ent
		(_time 1688964222172)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688964222186 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688964222187 2023.07.10 08:13:42)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 2c7d2e287a7b7f3a212b3f77792a292b2e297a2a2a)
	(_ent
		(_time 1688964222184)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1621          1688964222196 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964222197 2023.07.10 08:13:42)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 3c6c35393a6a6b2b3a6f2e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222194)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 1 0 21(_ent (_in))))
				(_port(_int write_address 1 0 22(_ent (_in))))
				(_port(_int write_data 2 0 23(_ent (_in))))
				(_port(_int reg_write -1 0 25(_ent (_in))))
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 36(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)((_others(i 2))))
			((write_data)((_others(i 2))))
			((reg_write)((i 2)))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
			(_port
				((read_address)(read_address))
				((write_address)(write_address))
				((write_data)(write_data))
				((reg_write)(reg_write))
				((clk)(clk))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688964222202 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688964222203 2023.07.10 08:13:42)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 3c6c35393a6a6b2b3f3e2e67683a3f3b383a353a6a)
	(_ent
		(_time 1688964222200)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1412          1688964287808 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964287809 2023.07.10 08:14:47)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 85d5868bd6d28492838797df8283d683d683808287)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 5 -1)
)
I 000051 55 1495          1688964320452 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964320453 2023.07.10 08:15:20)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 06070500565107110005145c010055005500030104)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(4))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000049 55 1300          1688964372612 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688964372613 2023.07.10 08:16:12)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code c2c79497c19492d4c1c28498c7c4c7c496c494c5c0)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688964372621 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688964372622 2023.07.10 08:16:12)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code d2d78581d88583c4d384948980d5d6d4d3d4d5d4d7)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688964372641 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688964372642 2023.07.10 08:16:12)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code e1e4e7b2e5b6e1f4b2e4f2bab4e7e0e7e6e7e4e7b5)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688964372649 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688964372650 2023.07.10 08:16:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f1f4a2a1a3a7a0e7f5f4b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688964372656 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688964372657 2023.07.10 08:16:12)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code f1f4a2a1f4a6a1e7f6f7e3aea1f2f7f7f0f7f5f7f5)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688964372664 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688964372665 2023.07.10 08:16:12)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 00055a0655565717060e125b540603070406090656)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1495          1688964372671 gate_level
(_unit VHDL(controller 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964372672 2023.07.10 08:16:12)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 00055006565701170603125a070653065306050702)
	(_ent
		(_time 1688964222179)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 12(_ent(_out))))
		(_sig(_int is_add -1 0 19(_arch(_uni))))
		(_sig(_int is_sub -1 0 20(_arch(_uni))))
		(_sig(_int is_and -1 0 21(_arch(_uni))))
		(_sig(_int is_sll -1 0 22(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__27(_arch 1 0 27(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 2 0 29(_assignment(_trgt(4))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(7))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 4 0 31(_assignment(_trgt(6))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__32(_arch 5 0 32(_assignment(_trgt(5))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688964372678 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688964372679 2023.07.10 08:16:12)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 00045106055753160d07135b550605070205560606)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1621          1688964372686 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 17))
	(_version ve8)
	(_time 1688964372687 2023.07.10 08:16:12)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 10154a17454647071643024b441613171416191646)
	(_ent
		(_time 1688964222193)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 1 0 21(_ent (_in))))
				(_port(_int write_address 1 0 22(_ent (_in))))
				(_port(_int write_data 2 0 23(_ent (_in))))
				(_port(_int reg_write -1 0 25(_ent (_in))))
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 36(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)((_others(i 2))))
			((write_data)((_others(i 2))))
			((reg_write)((i 2)))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
			(_port
				((read_address)(read_address))
				((write_address)(write_address))
				((write_data)(write_data))
				((reg_write)(reg_write))
				((clk)(clk))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688964372692 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688964372693 2023.07.10 08:16:12)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 10154a17454647071312024b441613171416191646)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688964974987 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688964974988 2023.07.10 08:26:14)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c9c9ce9cc99e99dc9dc8db939dcfcecf9dcfc0cfcd)
	(_ent
		(_time 1688964974981)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 962           1688965481166 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 25))
	(_version ve8)
	(_time 1688965481167 2023.07.10 08:34:41)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 14101113114240071744074e461215131417161717)
	(_ent
		(_time 1688965481164)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 1 0 15(_ent(_in))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_port(_int data_out 0 0 20(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1644          1688965687140 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688965687141 2023.07.10 08:38:07)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code a5a7fdf2f5f3f2b2a2a6b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1688965687138)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2088          1688966150572 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688966150573 2023.07.10 08:45:50)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code f3f0a3a3f1a5a7e0f5a5e0a9a1f5f2f4f3f0f1f0f0)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
	)
	(_inst pc 0 66(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 2745          1688966820357 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688966820358 2023.07.10 08:57:00)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 48474e4a411e1c5b4f1f5b121a4e494f484b4a4b4b)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688966986582 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688966986583 2023.07.10 08:59:46)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9394c29c91c5c3859093d5c996959695c795c59491)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688966986590 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688966986591 2023.07.10 08:59:46)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code a2a5f2f4a8f5f3b4a3f4e4f9f0a5a6a4a3a4a5a4a7)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688966986604 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688966986605 2023.07.10 08:59:46)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code b2b5b3e6b5e5b2a7e1b7a1e9e7b4b3b4b5b4b7b4e6)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688966986612 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688966986613 2023.07.10 08:59:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b2b5e6e6e3e4e3a4b6b7f1e9e6b4b3b4e1b5b7b4b3)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688966986619 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688966986620 2023.07.10 08:59:46)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code c2c59697c49592d4c5c4d09d92c1c4c4c3c4c6c4c6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688966986627 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688966986628 2023.07.10 08:59:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c2c59e97959495d5c4ccd09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688966986637 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688966986638 2023.07.10 08:59:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d1d78683d58682c7dcd6c28a84d7d4d6d3d487d7d7)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688966986645 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688966986646 2023.07.10 08:59:46)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code d1d68d83858786c6d6d2c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3874          1688966986651 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688966986652 2023.07.10 08:59:46)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code e1e6bdb2b5b7b6f6e2e3f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688966986659 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688966986660 2023.07.10 08:59:46)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code e1e6e0b2e9b6b1f4b5e0f3bbb5e7e6e7b5e7e8e7e5)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688967002161 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688967002162 2023.07.10 09:00:02)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 6d6e3b6d383b3d7b6e6d2b37686b686b396b3b6a6f)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688967002170 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688967002171 2023.07.10 09:00:02)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 7c7f2b7c272b2d6a7d2a3a272e7b787a7d7a7b7a79)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688967002184 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688967002185 2023.07.10 09:00:02)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 8c8f8a82dadb8c99df899fd7d98a8d8a8b8a898ad8)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688967002191 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688967002192 2023.07.10 09:00:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8c8fdf828cdadd9a8889cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688967002198 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688967002199 2023.07.10 09:00:02)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 9c9fcf93cbcbcc8a9b9a8ec3cc9f9a9a9d9a989a98)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688967002205 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967002206 2023.07.10 09:00:02)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9c9fc7939acacb8b9a928ec7c89a9f9b989a959aca)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688967002216 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688967002217 2023.07.10 09:00:02)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code aba9fbfcfcfcf8bda6acb8f0feadaeaca9aefdadad)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688967002224 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688967002225 2023.07.10 09:00:02)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code aba8f0fcacfdfcbcaca8b9f0ffada8acafada2adfd)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4046          1688967002230 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688967002231 2023.07.10 09:00:02)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code bbb8e0efbcedecacb8b9a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 2745          1688967002236 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688967002237 2023.07.10 09:00:02)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code bbb8eaefe8edefa8bfb8a8e1e9bdbabcbbb8b9b8b8)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688967002242 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688967002243 2023.07.10 09:00:02)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code bbb8bdefe0ecebaeefbaa9e1efbdbcbdefbdb2bdbf)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688967018074 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688967018075 2023.07.10 09:00:18)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9f909290c8c9cf899c9fd9c59a999a99cb99c9989d)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688967018083 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 21))
	(_version ve8)
	(_time 1688967018084 2023.07.10 09:00:18)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 9f909391c1c8ce899ec9d9c4cd989b999e9998999a)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 24(_ent (_in))))
				(_port(_int src1 4 0 25(_ent (_in))))
				(_port(_int src2 4 0 26(_ent (_in))))
				(_port(_int result 4 0 27(_ent (_out))))
				(_port(_int status 5 0 28(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 37(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 32(_arch(_uni))))
		(_sig(_int alu_src2 7 0 33(_arch(_uni))))
		(_sig(_int alu_result 7 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__42(_arch 1 0 42(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__44(_arch 2 0 44(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__45(_arch 3 0 45(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688967018096 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688967018097 2023.07.10 09:00:18)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code aea1f3f9fef9aebbfdabbdf5fba8afa8a9a8aba8fa)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688967018104 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688967018105 2023.07.10 09:00:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code beb1b6eab8e8efa8babbfde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688967018111 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688967018112 2023.07.10 09:00:18)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code beb1b6eaefe9eea8b9b8ace1eebdb8b8bfb8bab8ba)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688967018119 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967018120 2023.07.10 09:00:18)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cec1ce9bce9899d9c8c0dc959ac8cdc9cac8c7c898)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688967018125 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688967018126 2023.07.10 09:00:18)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code cec1c49bcd99cfd9c8c0dc94c9c89dc89dc8cbc9cc)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688967018132 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688967018133 2023.07.10 09:00:18)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code ddd3d68f8c8a8ecbd0dace8688dbd8dadfd88bdbdb)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688967018141 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688967018142 2023.07.10 09:00:18)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code ddd2dd8fdc8b8acadadecf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4046          1688967018147 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 34))
	(_version ve8)
	(_time 1688967018148 2023.07.10 09:00:18)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code ddd2dd8fdc8b8acadedfcf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1688964222199)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 39(_ent (_in))))
				(_port(_int write_back -1 0 41(_ent (_out))))
				(_port(_int mem_write -1 0 42(_ent (_out))))
				(_port(_int alu_op 5 0 43(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 6 0 51(_ent (_in))))
				(_port(_int read_reg2 6 0 52(_ent (_in))))
				(_port(_int write_reg1 6 0 54(_ent (_in))))
				(_port(_int write_reg2 6 0 55(_ent (_in))))
				(_port(_int reg_write1 -1 0 57(_ent (_in))))
				(_port(_int reg_write2 -1 0 58(_ent (_in))))
				(_port(_int write_data1 7 0 60(_ent (_in))))
				(_port(_int write_data2 7 0 61(_ent (_in))))
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int data_out1 7 0 65(_ent (_out))))
				(_port(_int data_out2 7 0 66(_ent (_out))))
			)
		)
	)
	(_inst c 0 86(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 94(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1((_dto i 11 i 0)))))
		(_port(_int address 2 0 25(_ent(_out))))
		(_port(_int write_back -1 0 27(_ent(_out))))
		(_port(_int mem_write -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 8 0 73(_arch(_uni))))
		(_sig(_int rd_address 8 0 74(_arch(_uni))))
		(_sig(_int rs_address 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 76(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 9 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__83(_arch 1 0 83(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__84(_arch 2 0 84(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 2745          1688967018153 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688967018154 2023.07.10 09:00:18)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code ede2e7beb8bbb9fee9eefeb7bfebeceaedeeefeeee)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 47(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 52(_array -1((_dto c 0 i 0)))))
				(_port(_int input 5 0 52(_ent (_in))))
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int output 6 0 57(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 29(_ent (_in))))
				(_port(_int clk -1 0 30(_ent (_in))))
				(_port(_int data 2 0 33(_ent (_out))))
				(_port(_int write_address 3 0 37(_ent (_in))))
				(_port(_int write_data 2 0 38(_ent (_in))))
				(_port(_int reg_write -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst pc 0 68(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 80(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 61(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 4 0 61(_arch(_uni))))
		(_sig(_int pc_get 4 0 62(_arch(_uni))))
		(_sig(_int instruction 4 0 63(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688967018159 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688967018160 2023.07.10 09:00:18)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code ede2b0beb0babdf8b9ecffb7b9ebeaebb9ebe4ebe9)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970214562 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970214563 2023.07.10 09:53:34)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code e3e0b1b0e1b5b3f5e0e3a5b9e6e5e6e5b7e5b5e4e1)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970214571 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970214572 2023.07.10 09:53:34)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code f3f0a0a2f8a4a2e5f2a5b5a8a1f4f7f5f2f5f4f5f6)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970214585 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970214586 2023.07.10 09:53:34)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 020256040555021751071159570403040504070456)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970214593 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970214594 2023.07.10 09:53:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 020203045354531406074159560403045105070403)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970214601 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970214602 2023.07.10 09:53:34)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 12121315144542041514004d421114141314161416)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970214609 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970214610 2023.07.10 09:53:34)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 12121b1545444505141c00494614111516141b1444)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970214616 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970214617 2023.07.10 09:53:34)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2222212676752335242c3078252471247124272520)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970214623 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970214624 2023.07.10 09:53:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 22232026257571342f253179772427252027742424)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970214632 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970214633 2023.07.10 09:53:34)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 31313834656766263632236a653732363537383767)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970214638 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970214639 2023.07.10 09:53:34)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 31313834656766263232236a653732363537383767)
	(_ent
		(_time 1688970214636)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970214646 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970214647 2023.07.10 09:53:34)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 31316534396661246530236b653736376537383735)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970221873 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970221874 2023.07.10 09:53:41)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 74752375712224627774322e717271722072227376)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970221881 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970221882 2023.07.10 09:53:41)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 8382d58c88d4d29582d5c5d8d18487858285848586)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970221895 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970221896 2023.07.10 09:53:41)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 8382848d85d48396d08690d8d685828584858685d7)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970221903 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970221904 2023.07.10 09:53:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9392c19cc3c5c2859796d0c8c7959295c094969592)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970221911 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970221912 2023.07.10 09:53:41)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 9392c19c94c4c385949581ccc39095959295979597)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970221919 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970221920 2023.07.10 09:53:41)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2a3f8f5f5f4f5b5a4acb0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970221926 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970221927 2023.07.10 09:53:41)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code a2a3f2f5f6f5a3b5a4acb0f8a5a4f1a4f1a4a7a5a0)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970221933 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970221934 2023.07.10 09:53:41)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b2b2e3e6b5e5e1a4bfb5a1e9e7b4b7b5b0b7e4b4b4)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970221941 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970221942 2023.07.10 09:53:41)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code b2b3e8e6e5e4e5a5b5b1a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970221947 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970221948 2023.07.10 09:53:41)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code b2b3e8e6e5e4e5a5b1b1a0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1688970214635)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970221955 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970221956 2023.07.10 09:53:41)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c2c3c597c99592d796c3d09896c4c5c496c4cbc4c6)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970274635 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970274636 2023.07.10 09:54:34)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9193c49e91c7c1879291d7cb94979497c597c79693)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970274643 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970274644 2023.07.10 09:54:34)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 9193c59f98c6c08790c7d7cac39695979097969794)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970274657 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970274658 2023.07.10 09:54:34)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code a1a3a4f6a5f6a1b4f2a4b2faf4a7a0a7a6a7a4a7f5)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970274666 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970274667 2023.07.10 09:54:34)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0b2e0e4e3e6e1a6b4b5f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970274674 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970274675 2023.07.10 09:54:34)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code b0b2e0e4b4e7e0a6b7b6a2efe0b3b6b6b1b6b4b6b4)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970274681 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970274682 2023.07.10 09:54:34)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c0c29895959697d7c6ced29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970274688 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970274689 2023.07.10 09:54:34)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code c0c292959697c1d7c6ced29ac7c693c693c6c5c7c2)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970274695 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970274696 2023.07.10 09:54:34)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d0d38382d58783c6ddd7c38b85d6d5d7d2d586d6d6)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970274704 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970274705 2023.07.10 09:54:34)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code d0d28882858687c7d7d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970274710 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970274711 2023.07.10 09:54:34)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code d0d28882858687c7d3d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1688970214635)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970274718 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970274719 2023.07.10 09:54:34)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code dfddda8d80888fca8bdecd858bd9d8d98bd9d6d9db)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688970286667 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688970286668 2023.07.10 09:54:46)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 90919d9f91c6c0869390d6ca95969596c496c69792)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688970286675 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688970286676 2023.07.10 09:54:46)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 90919c9e98c7c18691c6d6cbc29794969196979695)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688970286689 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688970286690 2023.07.10 09:54:46)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code a0a1fdf7a5f7a0b5f3a5b3fbf5a6a1a6a7a6a5a6f4)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688970286699 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688970286700 2023.07.10 09:54:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0b1b8e4e3e6e1a6b4b5f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688970286706 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688970286707 2023.07.10 09:54:46)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code b0b1b8e4b4e7e0a6b7b6a2efe0b3b6b6b1b6b4b6b4)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688970286714 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970286715 2023.07.10 09:54:46)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bfbebfebbce9e8a8b9b1ade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688970286721 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688970286722 2023.07.10 09:54:46)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code bfbeb5ebbfe8bea8b9b1ade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688970286728 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688970286729 2023.07.10 09:54:46)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code cfcfc49a9c989cd9c2c8dc949ac9cac8cdca99c9c9)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688970286737 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688970286738 2023.07.10 09:54:46)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code cfcecf9acc9998d8c8ccdd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3918          1688970286743 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 33))
	(_version ve8)
	(_time 1688970286744 2023.07.10 09:54:46)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code cfcecf9acc9998d8ccccdd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1688970214635)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int write_back -1 0 40(_ent (_out))))
				(_port(_int mem_write -1 0 41(_ent (_out))))
				(_port(_int alu_op 4 0 42(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 50(_ent (_in))))
				(_port(_int read_reg2 5 0 51(_ent (_in))))
				(_port(_int write_reg1 5 0 53(_ent (_in))))
				(_port(_int write_reg2 5 0 54(_ent (_in))))
				(_port(_int reg_write1 -1 0 56(_ent (_in))))
				(_port(_int reg_write2 -1 0 57(_ent (_in))))
				(_port(_int write_data1 6 0 59(_ent (_in))))
				(_port(_int write_data2 6 0 60(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int data_out1 6 0 64(_ent (_out))))
				(_port(_int data_out2 6 0 65(_ent (_out))))
			)
		)
	)
	(_inst c 0 85(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 93(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 72(_arch(_uni))))
		(_sig(_int rd_address 7 0 73(_arch(_uni))))
		(_sig(_int rs_address 7 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(14))(_sens(0(d_15_12))))))
			(line__82(_arch 1 0 82(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(15))(_sens(0(d_11_8))))))
			(line__83(_arch 2 0 83(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(16))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688970286751 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688970286752 2023.07.10 09:54:46)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code dfde828d80888fca8bdecd858bd9d8d98bd9d6d9db)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 6585          1688970306124 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688970306125 2023.07.10 09:55:06)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 8edb8880dad8da9ddfde9dd4dc888f898e8d8c8d8d)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 8 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 9 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extened_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_op 6 0 83(_ent (_out))))
			)
		)
	)
	(_inst pc 0 112(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 123(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst rs 0 134(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(rs_data_set))
			((reset)(reset))
			((clk)(clk))
			((output)(rs_data_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst rd 0 145(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(rd_data_set))
			((reset)(reset))
			((clk)(clk))
			((output)(rd_data_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst rd_reg 0 156(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(rd_data_set))
			((reset)(reset))
			((clk)(clk))
			((output)(rd_data_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 168(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 180(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(rs_data_set))
			((rd)(rd_data_set))
			((extened_immediate)(immediate_set))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extened_immediate)(extened_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 88(_arch(_uni))))
		(_sig(_int pc_get 7 0 89(_arch(_uni))))
		(_sig(_int instruction_get 7 0 91(_arch(_uni))))
		(_sig(_int instruction_set 7 0 92(_arch(_uni))))
		(_sig(_int rs_address_get 7 0 94(_arch(_uni))))
		(_sig(_int rs_address_set 7 0 95(_arch(_uni))))
		(_sig(_int rs_data_get 7 0 97(_arch(_uni))))
		(_sig(_int rs_data_set 7 0 98(_arch(_uni))))
		(_sig(_int rd_address_get 7 0 100(_arch(_uni))))
		(_sig(_int rd_address_set 7 0 101(_arch(_uni))))
		(_sig(_int rd_data_get 7 0 103(_arch(_uni))))
		(_sig(_int rd_data_set 7 0 104(_arch(_uni))))
		(_sig(_int immediate_set 7 0 106(_arch(_uni))))
		(_sig(_int immediate_get 7 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 5525          1688970975766 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688970975767 2023.07.10 10:06:15)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 56060155510002450501450c045057515655545555)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 9 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 10 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extened_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_op 6 0 83(_ent (_out))))
			)
		)
	)
	(_inst pc 0 104(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 115(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 126(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 138(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 150(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rd)(id_to_exec_set(d_52_37)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extened_immediate)(extened_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 88(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 88(_arch(_uni))))
		(_sig(_int pc_get 7 0 89(_arch(_uni))))
		(_sig(_int instruction_get 7 0 92(_arch(_uni))))
		(_sig(_int instruction_set 7 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 97(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 8 0 97(_arch(_uni))))
		(_sig(_int id_to_exec_set 8 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688971150859 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971150860 2023.07.10 10:09:10)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 4c1b414e1e1a1c5a4f4c0a16494a494a184a1a4b4e)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971150868 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971150869 2023.07.10 10:09:10)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 5c0b505e070b0d4a5d0a1a070e5b585a5d5a5b5a59)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971150882 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971150883 2023.07.10 10:09:10)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 6b3c366b3c3c6b7e386e78303e6d6a6d6c6d6e6d3f)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971150890 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971150891 2023.07.10 10:09:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6b3c636b6a3d3a7d6f6e28303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971150897 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971150898 2023.07.10 10:09:10)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 7b2c737a2d2c2b6d7c7d69242b787d7d7a7d7f7d7f)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971150905 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971150906 2023.07.10 10:09:10)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7b2c7b7a7c2d2c6c7d7569202f7d787c7f7d727d2d)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971150912 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971150913 2023.07.10 10:09:10)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 7b2c717a7f2c7a6c7d7569217c7d287d287d7e7c79)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971150918 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971150919 2023.07.10 10:09:10)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 8adc8184deddd99c878d99d1df8c8f8d888fdc8c8c)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971150927 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971150928 2023.07.10 10:09:10)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 8add8a848edcdd9d8d8998d1de8c898d8e8c838cdc)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3963          1688971150933 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971150934 2023.07.10 10:09:10)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 9acd9a959ecccd8d999b88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1688971150931)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extened_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688971150941 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971150942 2023.07.10 10:09:10)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 9acdc795c2cdca8fce9b88c0ce9c9d9cce9c939c9e)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688971185573 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971185574 2023.07.10 10:09:45)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code ebeeefb8b8bdbbfde8ebadb1eeedeeedbfedbdece9)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971185583 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971185584 2023.07.10 10:09:45)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code ebeeeeb9b1bcbafdeabdadb0b9ecefedeaedecedee)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971185605 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971185606 2023.07.10 10:09:45)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 0a0f5f0c5e5d0a1f590f19515f0c0b0c0d0c0f0c5e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971185613 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971185614 2023.07.10 10:09:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0a0f0a0c085c5b1c0e0f49515e0c0b0c590d0f0c0b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971185621 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971185622 2023.07.10 10:09:45)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 1a1f1a1d4f4d4a0c1d1c08454a191c1c1b1c1e1c1e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971185629 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971185630 2023.07.10 10:09:45)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1a1f121d1e4c4d0d1c1408414e1c191d1e1c131c4c)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971185637 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971185638 2023.07.10 10:09:45)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 292c2b2d767e283e2f273b732e2f7a2f7a2f2c2e2b)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971185644 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971185645 2023.07.10 10:09:45)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 292d2a2d257e7a3f242e3a727c2f2c2e2b2c7f2f2f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971185652 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971185653 2023.07.10 10:09:45)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 393c313c656f6e2e3e3a2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3964          1688971185658 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971185659 2023.07.10 10:09:45)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 393c313c656f6e2e3a382b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1688971185656)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 1085          1688971185666 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971185667 2023.07.10 10:09:45)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 484d1d4a491f185d1c495a121c4e4f4e1c4e414e4c)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(3)(4))(_sens(1)(2))(_read(0)(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688971198385 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971198386 2023.07.10 10:09:58)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code f7f7f1a7f1a1a7e1f4f7b1adf2f1f2f1a3f1a1f0f5)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971198394 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971198395 2023.07.10 10:09:58)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code f7f7f0a6f8a0a6e1f6a1b1aca5f0f3f1f6f1f0f1f2)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971198409 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971198410 2023.07.10 10:09:58)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 07075001055007125402145c520106010001020153)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971198417 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971198418 2023.07.10 10:09:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 16161411434047001213554d421017104511131017)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971198425 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971198426 2023.07.10 10:09:58)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 161614111441460011100449461510101710121012)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971198433 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971198434 2023.07.10 10:09:58)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 26262c22757071312028347d7220252122202f2070)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971198440 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971198441 2023.07.10 10:09:58)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 26262622767127312028347c212075207520232124)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971198447 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971198448 2023.07.10 10:09:58)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 36373733356165203b31256d633033313433603030)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971198456 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971198457 2023.07.10 10:09:58)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 36363c33656061213135246d6230353132303f3060)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3964          1688971198462 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971198463 2023.07.10 10:09:58)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 36363c33656061213537246d6230353132303f3060)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 5837          1688971198468 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971198469 2023.07.10 10:09:58)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 45454547411311561540561f174344424546474646)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 9 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 10 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
	)
	(_inst pc 0 105(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 139(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 151(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 89(_arch(_uni))))
		(_sig(_int pc_get 7 0 90(_arch(_uni))))
		(_sig(_int instruction_get 7 0 93(_arch(_uni))))
		(_sig(_int instruction_set 7 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 98(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 8 0 98(_arch(_uni))))
		(_sig(_int id_to_exec_set 8 0 99(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1085          1688971198474 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971198475 2023.07.10 10:09:58)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 45451247491215501144571f1143424311434c4341)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688971280116 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971280117 2023.07.10 10:11:20)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 3e69383b6a686e283d3e78643b383b386a3868393c)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971280125 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971280126 2023.07.10 10:11:20)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 3e69393a63696f283f6878656c393a383f3839383b)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971280140 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971280141 2023.07.10 10:11:20)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 4d1a1b4f1c1a4d581e485e16184b4c4b4a4b484b19)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971280148 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971280149 2023.07.10 10:11:20)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5d0a5e5e5a0b0c4b59581e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971280155 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971280156 2023.07.10 10:11:20)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 5d0a5e5e0d0a0d4b5a5b4f020d5e5b5b5c5b595b59)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971280163 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971280164 2023.07.10 10:11:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6c3b676c6a3a3b7b6a627e37386a6f6b686a656a3a)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1590          1688971280170 gate_level
(_unit VHDL(controller 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971280171 2023.07.10 10:11:20)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 6c3b6d6c693b6d7b6a627e366b6a3f6a3f6a696b6e)
	(_ent
		(_time 1688967002210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_sig(_int is_add -1 0 21(_arch(_uni))))
		(_sig(_int is_sub -1 0 22(_arch(_uni))))
		(_sig(_int is_and -1 0 23(_arch(_uni))))
		(_sig(_int is_sll -1 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__29(_arch 1 0 29(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__31(_arch 2 0 31(_assignment(_trgt(6))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__32(_arch 3 0 32(_assignment(_trgt(9))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 4 0 33(_assignment(_trgt(8))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__34(_arch 5 0 34(_assignment(_trgt(7))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971280177 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971280178 2023.07.10 10:11:20)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 6c3a6c6c3a3b3f7a616b7f37396a696b6e693a6a6a)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971280186 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971280187 2023.07.10 10:11:20)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 7c2b777d7a2a2b6b7b7f6e27287a7f7b787a757a2a)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3964          1688971280192 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971280193 2023.07.10 10:11:20)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 7c2b777d7a2a2b6b7f7d6e27287a7f7b787a757a2a)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 5837          1688971280198 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971280199 2023.07.10 10:11:20)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 8cdb8d82dedad89fdc8b9fd6de8a8d8b8c8f8e8f8f)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 9 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 10 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
	)
	(_inst pc 0 105(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 139(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 151(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 7 0 89(_arch(_uni))))
		(_sig(_int pc_get 7 0 90(_arch(_uni))))
		(_sig(_int instruction_get 7 0 93(_arch(_uni))))
		(_sig(_int instruction_set 7 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 98(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 8 0 98(_arch(_uni))))
		(_sig(_int id_to_exec_set 8 0 99(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688971280204 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971280205 2023.07.10 10:11:20)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 8cdbda82d6dbdc99d88d9ed6d88a8b8ad88a858a88)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 6899          1688971711197 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971711198 2023.07.10 10:18:31)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 24212120217270377521377e762225232427262727)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000049 55 1300          1688971830239 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971830240 2023.07.10 10:20:30)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 1b1d181c484d4b0d181b5d411e1d1e1d4f1d4d1c19)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971830249 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971830250 2023.07.10 10:20:30)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 2b2d292e717c7a3d2a7d6d70792c2f2d2a2d2c2d2e)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971830265 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971830266 2023.07.10 10:20:30)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 3a3c693f6e6d3a2f693f29616f3c3b3c3d3c3f3c6e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971830273 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971830274 2023.07.10 10:20:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4a4c4c48481c1b5c4e4f09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971830281 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971830282 2023.07.10 10:20:30)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 4a4c4c481f1d1a5c4d4c58151a494c4c4b4c4e4c4e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971830288 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971830289 2023.07.10 10:20:30)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 595f575a050f0e4e5f574b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1636          1688971830296 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688971830297 2023.07.10 10:20:30)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 595f5d5a060e584e5f0f4b035e5f0a5f0a5f5c5e5b)
	(_ent
		(_time 1688971830294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__30(_arch 1 0 30(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 2 0 32(_assignment(_trgt(7))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__33(_arch 3 0 33(_assignment(_trgt(10))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 4 0 34(_assignment(_trgt(9))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__35(_arch 5 0 35(_assignment(_trgt(8))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971830303 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971830304 2023.07.10 10:20:30)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 696e6c69653e3a7f646e7a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971830312 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971830313 2023.07.10 10:20:30)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 696f6769353f3e7e6e6a7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3988          1688971830318 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971830319 2023.07.10 10:20:30)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 696f6769353f3e7e6a687b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 6899          1688971830324 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971830325 2023.07.10 10:20:30)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 797f7d78712f2d6a287c6a232b7f787e797a7b7a7a)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688971830330 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971830331 2023.07.10 10:20:30)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 797f2a78792e296c2d786b232d7f7e7f2d7f707f7d)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 3988          1688971838145 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971838146 2023.07.10 10:20:38)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code fdf9f1adfcabaaeafefcefa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000049 55 1300          1688971852237 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688971852238 2023.07.10 10:20:52)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 0b085b0d585d5b1d080b4d510e0d0e0d5f0d5d0c09)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688971852247 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688971852248 2023.07.10 10:20:52)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 1b184a1d414c4a0d1a4d5d40491c1f1d1a1d1c1d1e)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688971852263 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688971852264 2023.07.10 10:20:52)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 2a292a2e7e7d2a3f792f39717f2c2b2c2d2c2f2c7e)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688971852271 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688971852272 2023.07.10 10:20:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2a297f2e287c7b3c2e2f69717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5)(6)(10)(3)(4))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688971852278 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688971852279 2023.07.10 10:20:52)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code 3a396f3f6f6d6a2c3d3c28656a393c3c3b3c3e3c3e)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688971852286 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688971852287 2023.07.10 10:20:52)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3a39673f3e6c6d2d3c3428616e3c393d3e3c333c6c)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1637          1688971852293 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688971852294 2023.07.10 10:20:52)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 494a1e4b161e485e4f1f5b134e4f1a4f1a4f4c4e4b)
	(_ent
		(_time 1688971852291)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int aluj_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__30(_arch 1 0 30(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 2 0 32(_assignment(_trgt(7))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__33(_arch 3 0 33(_assignment(_trgt(10))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 4 0 34(_assignment(_trgt(9))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__35(_arch 5 0 35(_assignment(_trgt(8))(_sens(0(1))(0(0))(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 6 -1)
)
I 000051 55 1923          1688971852301 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688971852302 2023.07.10 10:20:52)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 494b1f4b451e1a5f444e5a121c4f4c4e4b4c1f4f4f)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688971852309 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688971852310 2023.07.10 10:20:52)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code 595a045a050f0e4e5e5a4b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3903          1688971852315 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688971852316 2023.07.10 10:20:52)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 595a045a050f0e4e5a584b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 6899          1688971852321 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688971852322 2023.07.10 10:20:52)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 696a3e69613f3d7a386c7a333b6f686e696a6b6a6a)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688971852327 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688971852328 2023.07.10 10:20:52)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code 696a6969693e397c3d687b333d6f6e6f3d6f606f6d)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000049 55 1300          1688972897879 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688972897880 2023.07.10 10:38:17)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9497919b91c2c4829794d2ce91929192c092c29396)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
I 000051 55 2540          1688972897888 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688972897889 2023.07.10 10:38:17)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code a3a0a7f5a8f4f2b5a2f5e5f8f1a4a7a5a2a5a4a5a6)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
I 000050 55 3976          1688972897903 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688972897904 2023.07.10 10:38:17)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code b3b0e6e7b5e4b3a6e0b6a0e8e6b5b2b5b4b5b6b5e7)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(13)(0)(4)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(17)(19)(5)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(18)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
I 000050 55 2697          1688972897911 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688972897912 2023.07.10 10:38:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b3b0b3e7e3e5e2a5b7b6f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
I 000052 55 940           1688972897919 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688972897920 2023.07.10 10:38:17)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code c2c1c297c49592d4c5c4d09d92c1c4c4c3c4c6c4c6)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
I 000051 55 1455          1688972897927 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688972897928 2023.07.10 10:38:17)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c2c1ca97959495d5c4ccd09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7)(8)(5))(_sens(4))(_mon)(_read(6)(7)(8)(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
I 000051 55 1923          1688972897937 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688972897938 2023.07.10 10:38:17)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code d2d0d180d58581c4dfd5c18987d4d7d5d0d784d4d4)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(9)(10))(_sens(8))(_mon)(_read(11)(12)(13)(14)(15)(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
I 000051 55 1644          1688972897946 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688972897947 2023.07.10 10:38:17)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code e2e1eab1b5b4b5f5e5e1f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3988          1688972897952 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688972897953 2023.07.10 10:38:17)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code e2e1eab1b5b4b5f5e1e3f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 6899          1688972897958 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688972897959 2023.07.10 10:38:17)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code e2e1e0b1e1b4b6f1b3e7f1b8b0e4e3e5e2e1e0e1e1)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int alu_src -1 0 83(_ent (_out))))
				(_port(_int alu_op 6 0 84(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 91(_ent (_in))))
				(_port(_int D2 7 0 92(_ent (_in))))
				(_port(_int Immed 7 0 93(_ent (_in))))
				(_port(_int AluSrc -1 0 94(_ent (_in))))
				(_port(_int AluOP 8 0 95(_ent (_in))))
				(_port(_int result 7 0 96(_ent (_out))))
				(_port(_int status 9 0 97(_ent (_out))))
			)
		)
	)
	(_inst pc 0 116(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 127(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 138(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 150(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 162(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_52_37)))
			((rd)(id_to_exec_set(d_36_21)))
			((extended_immediate)(id_to_exec_set(d_20_5)))
			((write_back)(id_to_exec_set(1)))
			((mem_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 187(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_52_37)))
			((D2)(id_to_exec_get(d_36_21)))
			((Immed)(id_to_exec_get(d_20_5)))
			((AluSrc)(id_to_exec_get(2)))
			((AluOP)(id_to_exec_get(d_4_3)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 91(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 97(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 101(_arch(_uni))))
		(_sig(_int pc_get 10 0 102(_arch(_uni))))
		(_sig(_int instruction_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_set 10 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{52~downto~0}~13 0 110(_array -1((_dto i 52 i 0)))))
		(_sig(_int id_to_exec_get 11 0 110(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 1101          1688972897964 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688972897965 2023.07.10 10:38:17)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code f1f2a4a1f9a6a1e4a5f0e3aba5f7f6f7a5f7f8f7f5)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 2186          1688973000942 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688973000943 2023.07.10 10:40:00)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code 2a792d2e2d7d2b3d2d2d38702d2c792c792c2f2d28)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 2186          1688973116519 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688973116520 2023.07.10 10:41:56)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code a4f3a0f3f6f3a5b3a3a2b6fea3a2f7a2f7a2a1a3a6)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
I 000051 55 3988          1688973123175 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688973123176 2023.07.10 10:42:03)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code a4f1acf3f5f2f3b3a7a5b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int alu_op 4 0 44(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 52(_ent (_in))))
				(_port(_int read_reg2 5 0 53(_ent (_in))))
				(_port(_int write_reg1 5 0 55(_ent (_in))))
				(_port(_int write_reg2 5 0 56(_ent (_in))))
				(_port(_int reg_write1 -1 0 58(_ent (_in))))
				(_port(_int reg_write2 -1 0 59(_ent (_in))))
				(_port(_int write_data1 6 0 61(_ent (_in))))
				(_port(_int write_data2 6 0 62(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int data_out1 6 0 66(_ent (_out))))
				(_port(_int data_out2 6 0 67(_ent (_out))))
			)
		)
	)
	(_inst c 0 87(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(_open))
				((status_write)(_open))
				((alu_op)(alu_op))
				((alu_src)(_open))
			)
		)
	)
	(_inst r 0 95(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 74(_arch(_uni))))
		(_sig(_int rd_address 7 0 75(_arch(_uni))))
		(_sig(_int rs_address 7 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 77(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__84(_arch 1 0 84(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__85(_arch 2 0 85(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 4148          1688973205456 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 35))
	(_version ve8)
	(_time 1688973205457 2023.07.10 10:43:25)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 0e0804080e5859190d001c555a080d090a08070858)
	(_ent
		(_time 1688971185655)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 40(_ent (_in))))
				(_port(_int write_back -1 0 42(_ent (_out))))
				(_port(_int mem_write -1 0 43(_ent (_out))))
				(_port(_int is_addm -1 0 44(_ent (_out))))
				(_port(_int status_write -1 0 45(_ent (_out))))
				(_port(_int alu_op 4 0 46(_ent (_out))))
				(_port(_int alu_src -1 0 47(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 55(_ent (_in))))
				(_port(_int read_reg2 5 0 56(_ent (_in))))
				(_port(_int write_reg1 5 0 58(_ent (_in))))
				(_port(_int write_reg2 5 0 59(_ent (_in))))
				(_port(_int reg_write1 -1 0 61(_ent (_in))))
				(_port(_int reg_write2 -1 0 62(_ent (_in))))
				(_port(_int write_data1 6 0 64(_ent (_in))))
				(_port(_int write_data2 6 0 65(_ent (_in))))
				(_port(_int clk -1 0 67(_ent (_in))))
				(_port(_int data_out1 6 0 69(_ent (_out))))
				(_port(_int data_out2 6 0 70(_ent (_out))))
			)
		)
	)
	(_inst c 0 90(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((alu_op)(alu_op))
		)
		(_use(_ent . controller)
			(_port
				((op)(op))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_op)(alu_op))
				((alu_src)(alu_src))
			)
		)
	)
	(_inst r 0 98(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int alu_src -1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 77(_arch(_uni))))
		(_sig(_int rd_address 7 0 78(_arch(_uni))))
		(_sig(_int rs_address 7 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(15))(_sens(0(d_15_12))))))
			(line__87(_arch 1 0 87(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(16))(_sens(0(d_11_8))))))
			(line__88(_arch 2 0 88(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(17))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 4122          1688973364804 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 36))
	(_version ve8)
	(_time 1688973364805 2023.07.10 10:46:04)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 8d8c85838cdbda9a8edc9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1688973364802)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 41(_ent (_in))))
				(_port(_int write_back -1 0 43(_ent (_out))))
				(_port(_int mem_write -1 0 44(_ent (_out))))
				(_port(_int is_addm -1 0 45(_ent (_out))))
				(_port(_int status_write -1 0 46(_ent (_out))))
				(_port(_int alu_op 4 0 47(_ent (_out))))
				(_port(_int alu_src -1 0 48(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 56(_ent (_in))))
				(_port(_int read_reg2 5 0 57(_ent (_in))))
				(_port(_int write_reg1 5 0 59(_ent (_in))))
				(_port(_int write_reg2 5 0 60(_ent (_in))))
				(_port(_int reg_write1 -1 0 62(_ent (_in))))
				(_port(_int reg_write2 -1 0 63(_ent (_in))))
				(_port(_int write_data1 6 0 65(_ent (_in))))
				(_port(_int write_data2 6 0 66(_ent (_in))))
				(_port(_int clk -1 0 68(_ent (_in))))
				(_port(_int data_out1 6 0 70(_ent (_out))))
				(_port(_int data_out2 6 0 71(_ent (_out))))
			)
		)
	)
	(_inst c 0 91(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 104(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int extended_immediate 0 0 24(_ent(_out))))
		(_port(_int write_back -1 0 26(_ent(_out))))
		(_port(_int mem_write -1 0 27(_ent(_out))))
		(_port(_int is_addm -1 0 28(_ent(_out))))
		(_port(_int status_write -1 0 29(_ent(_out))))
		(_port(_int alu_src -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 65(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 78(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 78(_arch(_uni))))
		(_sig(_int rd_address 7 0 79(_arch(_uni))))
		(_sig(_int rs_address 7 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(17))(_sens(0(d_15_12))))))
			(line__88(_arch 1 0 88(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(18))(_sens(0(d_11_8))))))
			(line__89(_arch 2 0 89(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
I 000051 55 7137          1688973536828 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688973536829 2023.07.10 10:48:56)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 7d7a7f7c282b296e2c2c6e272f7b7c7a7d7e7f7e7e)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int is_addm -1 0 83(_ent (_out))))
				(_port(_int status_write -1 0 84(_ent (_out))))
				(_port(_int alu_src -1 0 85(_ent (_out))))
				(_port(_int alu_op 6 0 86(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 93(_ent (_in))))
				(_port(_int D2 7 0 94(_ent (_in))))
				(_port(_int Immed 7 0 95(_ent (_in))))
				(_port(_int AluSrc -1 0 96(_ent (_in))))
				(_port(_int AluOP 8 0 97(_ent (_in))))
				(_port(_int result 7 0 98(_ent (_out))))
				(_port(_int status 9 0 99(_ent (_out))))
			)
		)
	)
	(_inst pc 0 118(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 129(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 140(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 152(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 164(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 192(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 97(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 99(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 103(_arch(_uni))))
		(_sig(_int pc_get 10 0 104(_arch(_uni))))
		(_sig(_int instruction_get 10 0 107(_arch(_uni))))
		(_sig(_int instruction_set 10 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{54~downto~0}~13 0 112(_array -1((_dto i 54 i 0)))))
		(_sig(_int id_to_exec_get 11 0 112(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 113(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 4122          1688975936555 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 38))
	(_version ve8)
	(_time 1688975936556 2023.07.10 11:28:56)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code 73242c72252524647f7461282775707477757a7525)
	(_ent
		(_time 1688975936553)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 43(_ent (_in))))
				(_port(_int write_back -1 0 45(_ent (_out))))
				(_port(_int mem_write -1 0 46(_ent (_out))))
				(_port(_int is_addm -1 0 47(_ent (_out))))
				(_port(_int status_write -1 0 48(_ent (_out))))
				(_port(_int alu_op 4 0 49(_ent (_out))))
				(_port(_int alu_src -1 0 50(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 58(_ent (_in))))
				(_port(_int read_reg2 5 0 59(_ent (_in))))
				(_port(_int write_reg1 5 0 61(_ent (_in))))
				(_port(_int write_reg2 5 0 62(_ent (_in))))
				(_port(_int reg_write1 -1 0 64(_ent (_in))))
				(_port(_int reg_write2 -1 0 65(_ent (_in))))
				(_port(_int write_data1 6 0 67(_ent (_in))))
				(_port(_int write_data2 6 0 68(_ent (_in))))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int data_out1 6 0 72(_ent (_out))))
				(_port(_int data_out2 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst c 0 92(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 105(_comp register_file)
		(_port
			((read_reg1)(rd_address))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 80(_arch(_uni))))
		(_sig(_int rs_address 7 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 82(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(18))(_sens(0(d_15_12))))))
			(line__89(_arch 1 0 89(_assignment(_alias((rd_address)(instruction(d_11_8))))(_trgt(10))(_sens(0(d_11_8))))))
			(line__90(_arch 2 0 90(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 3 -1)
)
V 000049 55 1300          1688976074296 dm_struc
(_unit VHDL(data_memory 0 8(dm_struc 0 22))
	(_version ve8)
	(_time 1688976074297 2023.07.10 11:31:14)
	(_source(\../src/data_memory.vhd\))
	(_parameters tan)
	(_code 792c7478712f296f7a793f237c7f7c7f2d7f2f7e7b)
	(_ent
		(_time 1688963929946)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_write -1 0 12(_ent(_in))))
		(_port(_int write_data 0 0 13(_ent(_in))))
		(_port(_int data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int data_array 0 23(_array 1((_to i 0 i 1535)))))
		(_sig(_int data 2 0 24(_arch(_uni))))
		(_var(_int index -2 0 28(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5)(4))(_sens(1)(5)(0)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . dm_struc 1 -1)
)
V 000051 55 2540          1688976074306 exec_struc
(_unit VHDL(exec_stage 0 7(exec_struc 0 19))
	(_version ve8)
	(_time 1688976074307 2023.07.10 11:31:14)
	(_source(\../src/exec_stage.vhd\))
	(_parameters tan)
	(_code 89dc858688ded89f88dfcfd2db8e8d8f888f8e8f8c)
	(_ent
		(_time 1688963929957)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 3 0 22(_ent (_in))))
				(_port(_int src1 4 0 23(_ent (_in))))
				(_port(_int src2 4 0 24(_ent (_in))))
				(_port(_int result 4 0 25(_ent (_out))))
				(_port(_int status 5 0 26(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 35(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int D1 0 0 9(_ent(_in))))
		(_port(_int D2 0 0 10(_ent(_in))))
		(_port(_int Immed 0 0 11(_ent(_in))))
		(_port(_int AluSrc -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 1 0 13(_ent(_in))))
		(_port(_int result 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 6 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int alu_src1 7 0 30(_arch(_uni))))
		(_sig(_int alu_src2 7 0 31(_arch(_uni))))
		(_sig(_int alu_result 7 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(9))(_sens(1)(2)(3)))))
			(line__40(_arch 1 0 40(_assignment(_alias((alu_src1)(D1)))(_trgt(8))(_sens(0)))))
			(line__42(_arch 2 0 42(_assignment(_alias((result)(alu_result)))(_trgt(5))(_sens(10)))))
			(line__43(_arch 3 0 43(_assignment(_alias((status)(alu_status)))(_trgt(6))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . exec_struc 4 -1)
)
V 000050 55 3976          1688976074320 mem_struc
(_unit VHDL(mem_stage 0 8(mem_struc 0 27))
	(_version ve8)
	(_time 1688976074321 2023.07.10 11:31:14)
	(_source(\../src/mem_stage.vhd\))
	(_parameters tan)
	(_code 99ccc49695ce998cca9c8ac2cc9f989f9e9f9c9fcd)
	(_ent
		(_time 1688963929978)
	)
	(_comp
		(alu
			(_object
				(_port(_int AluOP 4 0 45(_ent (_in))))
				(_port(_int src1 5 0 46(_ent (_in))))
				(_port(_int src2 5 0 47(_ent (_in))))
				(_port(_int result 5 0 48(_ent (_out))))
				(_port(_int status 6 0 49(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int address 2 0 30(_ent (_in))))
				(_port(_int clk -1 0 31(_ent (_in))))
				(_port(_int mem_write -1 0 32(_ent (_in))))
				(_port(_int write_data 2 0 33(_ent (_in))))
				(_port(_int data_out 2 0 34(_ent (_out))))
			)
		)
	)
	(_inst Alu1 0 61(_comp alu)
		(_port
			((AluOP)(alu_aluop))
			((src1)(alu_src1))
			((src2)(alu_src2))
			((result)(alu_result))
			((status)(alu_status))
		)
		(_use(_ent . alu)
		)
	)
	(_inst DM 0 62(_comp data_memory)
		(_port
			((address)(dm_address))
			((clk)(dm_clk))
			((mem_write)(dm_mem_write))
			((write_data)(dm_write_data))
			((data_out)(dm_data_out))
		)
		(_use(_ent . data_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int exec_res 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int exec_status 1 0 12(_ent(_in))))
		(_port(_int D2 0 0 13(_ent(_in))))
		(_port(_int mem_write -1 0 15(_ent(_in))))
		(_port(_int is_lw -1 0 16(_ent(_in))))
		(_port(_int is_addm -1 0 17(_ent(_in))))
		(_port(_int clk -1 0 18(_ent(_in))))
		(_port(_int result 0 0 20(_ent(_out))))
		(_port(_int status 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int dm_address 3 0 37(_arch(_uni))))
		(_sig(_int dm_clk -1 0 38(_arch(_uni))))
		(_sig(_int dm_mem_write -1 0 39(_arch(_uni))))
		(_sig(_int dm_write_data 3 0 40(_arch(_uni))))
		(_sig(_int dm_data_out 3 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_aluop 7 0 52(_arch(_uni))))
		(_sig(_int alu_src1 3 0 53(_arch(_uni))))
		(_sig(_int alu_src2 3 0 54(_arch(_uni))))
		(_sig(_int alu_result 3 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_status 8 0 56(_arch(_uni))))
		(_sig(_int internal_res 3 0 58(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((dm_mem_write)(mem_write)))(_simpleassign BUF)(_trgt(11))(_sens(3)))))
			(line__65(_arch 1 0 65(_assignment(_alias((dm_address)(exec_res)))(_trgt(9))(_sens(0)))))
			(line__66(_arch 2 0 66(_assignment(_alias((dm_write_data)(D2)))(_trgt(12))(_sens(2)))))
			(line__67(_arch 3 0 67(_assignment(_alias((dm_clk)(clk)))(_simpleassign BUF)(_trgt(10))(_sens(6)))))
			(line__69(_arch 4 0 69(_assignment(_trgt(14)))))
			(line__70(_arch 5 0 70(_assignment(_alias((alu_src1)(dm_data_out)))(_trgt(15))(_sens(13)))))
			(line__71(_arch 6 0 71(_assignment(_alias((alu_src2)(D2)))(_trgt(16))(_sens(2)))))
			(line__73(_arch 7 0 73(_assignment(_trgt(19))(_sens(0)(4)(13)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(7))(_sens(5)(17)(19)))))
			(line__81(_arch 9 0 81(_assignment(_trgt(8))(_sens(1)(5)(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . mem_struc 10 -1)
)
V 000050 55 2697          1688976074328 alu_struc
(_unit VHDL(alu 0 8(alu_struc 0 20))
	(_version ve8)
	(_time 1688976074329 2023.07.10 11:31:14)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 99cc9196c3cfc88f9d9cdac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1688963926756)
	)
	(_comp
		(Adder16
			(_object
				(_port(_int inp1 3 0 23(_ent (_in))))
				(_port(_int inp2 3 0 23(_ent (_in))))
				(_port(_int sum 3 0 24(_ent (_out))))
				(_port(_int cout -1 0 25(_ent (_out))))
				(_port(_int overflow -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 37(_comp Adder16)
		(_port
			((inp1)(adder_inp1))
			((inp2)(adder_inp2))
			((sum)(adder_sum))
			((cout)(adder_cout))
			((overflow)(adder_overflow))
		)
		(_use(_ent . Adder16)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int AluOP 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int src1 1 0 11(_ent(_in))))
		(_port(_int src2 1 0 12(_ent(_in))))
		(_port(_int result 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1((_dto i 3 i 0)))))
		(_port(_int status 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_inp1 4 0 29(_arch(_uni))))
		(_sig(_int adder_inp2 4 0 30(_arch(_uni))))
		(_sig(_int adder_sum 4 0 31(_arch(_uni))))
		(_sig(_int adder_cout -1 0 32(_arch(_uni))))
		(_sig(_int adder_overflow -1 0 33(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int res_signed 5 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~135 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_res 6 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_var(_int status_flags 7 0 42(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(3)(4)(5)(6)(10))(_sens(0)(1)(2))(_mon)(_read(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . alu_struc 1 -1)
)
V 000052 55 940           1688976074336 adder_struc
(_unit VHDL(adder16 0 4(adder_struc 0 13))
	(_version ve8)
	(_time 1688976074337 2023.07.10 11:31:14)
	(_source(\../src/adder.vhd\))
	(_parameters tan)
	(_code a8fda0ffa4fff8beafaebaf7f8abaeaea9aeacaeac)
	(_ent
		(_time 1688963929995)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int inp1 0 0 6(_ent(_in))))
		(_port(_int inp2 0 0 6(_ent(_in))))
		(_port(_int sum 0 0 7(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_port(_int overflow -1 0 9(_ent(_out))))
		(_var(_int carry -1 0 16(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_var(_int isum 1 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . adder_struc 1 -1)
)
V 000051 55 1455          1688976074343 gate_level
(_unit VHDL(instruction_memory 0 5(gate_level 0 19))
	(_version ve8)
	(_time 1688976074344 2023.07.10 11:31:14)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a8fda8fff5feffbfaea6baf3fcaeabafacaea1aefe)
	(_ent
		(_time 1688964222171)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int read_address 0 0 7(_ent(_in))))
		(_port(_int write_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 9(_ent(_in))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int data_out 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4095~downto~0}~13 0 21(_array -1((_dto i 4095 i 0)))))
		(_sig(_int data 2 0 21(_arch(_uni))))
		(_sig(_int bit_address_write -2 0 22(_arch(_uni))))
		(_sig(_int bit_address_read -2 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(6)(7)(8))(_sens(4))(_mon)(_read(0)(1)(2)(3)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . gate_level 1 -1)
)
V 000051 55 2186          1688976074350 gate_level
(_unit VHDL(controller 0 5(gate_level 0 20))
	(_version ve8)
	(_time 1688976074351 2023.07.10 11:31:14)
	(_source(\../src/controller.vhd\))
	(_parameters tan)
	(_code b8edb2ece6efb9afbfbeaae2bfbeebbeebbebdbfba)
	(_ent
		(_time 1688972897931)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int write_back -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int is_addm -1 0 12(_ent(_out))))
		(_port(_int status_write -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_sig(_int is_add -1 0 22(_arch(_uni))))
		(_sig(_int is_sub -1 0 23(_arch(_uni))))
		(_sig(_int is_and -1 0 24(_arch(_uni))))
		(_sig(_int is_sll -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int selector 2 0 27(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__32(_arch 1 0 32(_assignment(_trgt(2))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__33(_arch 2 0 33(_assignment(_trgt(3))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__34(_arch 3 0 34(_assignment(_trgt(4))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__36(_arch 4 0 36(_assignment(_trgt(11(3)))(_sens(0(3))(0(0))(0(1))(0(2))))))
			(line__37(_arch 5 0 37(_assignment(_trgt(11(2)))(_sens(0(0))(0(1))(0(2))(0(3))))))
			(line__38(_arch 6 0 38(_assignment(_trgt(11(1)))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__39(_arch 7 0 39(_assignment(_trgt(11(0)))(_sens(0(1))(0(0))(0(2))(0(3))))))
			(line__41(_arch 8 0 41(_assignment(_trgt(5))(_sens(11)))))
			(line__48(_arch 9 0 48(_assignment(_trgt(6))(_sens(0(2))(0(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(770)
		(515)
		(771)
		(514)
	)
	(_model . gate_level 10 -1)
)
V 000051 55 1923          1688976074357 gate_level
(_unit VHDL(register_file 0 5(gate_level 0 27))
	(_version ve8)
	(_time 1688976074358 2023.07.10 11:31:14)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b8ecb3ecb5efebaeb5bfabe3edbebdbfbabdeebebe)
	(_ent
		(_time 1688964222183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg1 0 0 10(_ent(_in))))
		(_port(_int write_reg2 0 0 11(_ent(_in))))
		(_port(_int reg_write1 -1 0 13(_ent(_in))))
		(_port(_int reg_write2 -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data1 1 0 16(_ent(_in))))
		(_port(_int write_data2 1 0 17(_ent(_in))))
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int data_out1 1 0 21(_ent(_out))))
		(_port(_int data_out2 1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{222~downto~0}~13 0 29(_array -1((_dto i 222 i 0)))))
		(_sig(_int data 2 0 29(_arch(_uni))))
		(_sig(_int bit_address_write1 -2 0 31(_arch(_uni))))
		(_sig(_int bit_address_read1 -2 0 32(_arch(_uni))))
		(_sig(_int bit_address_write2 -2 0 33(_arch(_uni))))
		(_sig(_int bit_address_read2 -2 0 34(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(11(d_222_219))))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(9)(10)(11)(12)(13)(14)(15))(_sens(8))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)(7)(11)(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50529027)
	)
	(_model . gate_level 2 -1)
)
V 000051 55 1644          1688976074366 gate_level
(_unit VHDL(instruction_fetch 0 5(gate_level 0 24))
	(_version ve8)
	(_time 1688976074367 2023.07.10 11:31:14)
	(_source(\../src/if_stage.vhd\))
	(_parameters tan)
	(_code c89dc89d959e9fdfcfcbda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1688965687137)
	)
	(_comp
		(instruction_memory
			(_object
				(_port(_int read_address 2 0 28(_ent (_in))))
				(_port(_int write_address 2 0 29(_ent (_in))))
				(_port(_int write_data 3 0 30(_ent (_in))))
				(_port(_int reg_write -1 0 32(_ent (_in))))
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int data_out 3 0 35(_ent (_out))))
			)
		)
	)
	(_inst instruction_file 0 43(_comp instruction_memory)
		(_port
			((read_address)(address(d_15_6)))
			((write_address)(write_address))
			((write_data)(write_data))
			((reg_write)(reg_write))
			((clk)(clk))
			((data_out)(data))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 16(_array -1((_dto i 9 i 0)))))
		(_port(_int write_address 1 0 16(_ent(_in))))
		(_port(_int write_data 0 0 17(_ent(_in))))
		(_port(_int reg_write -1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 28(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 4281          1688976074372 gate_level
(_unit VHDL(instruction_decode 0 5(gate_level 0 38))
	(_version ve8)
	(_time 1688976074373 2023.07.10 11:31:14)
	(_source(\../src/id_stage.vhd\))
	(_parameters tan)
	(_code c89dc89d959e9fdfc4ccda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1688975936552)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 3 0 43(_ent (_in))))
				(_port(_int write_back -1 0 45(_ent (_out))))
				(_port(_int mem_write -1 0 46(_ent (_out))))
				(_port(_int is_addm -1 0 47(_ent (_out))))
				(_port(_int status_write -1 0 48(_ent (_out))))
				(_port(_int alu_op 4 0 49(_ent (_out))))
				(_port(_int alu_src -1 0 50(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int read_reg1 5 0 58(_ent (_in))))
				(_port(_int read_reg2 5 0 59(_ent (_in))))
				(_port(_int write_reg1 5 0 61(_ent (_in))))
				(_port(_int write_reg2 5 0 62(_ent (_in))))
				(_port(_int reg_write1 -1 0 64(_ent (_in))))
				(_port(_int reg_write2 -1 0 65(_ent (_in))))
				(_port(_int write_data1 6 0 67(_ent (_in))))
				(_port(_int write_data2 6 0 68(_ent (_in))))
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int data_out1 6 0 72(_ent (_out))))
				(_port(_int data_out2 6 0 73(_ent (_out))))
			)
		)
	)
	(_inst c 0 94(_comp controller)
		(_port
			((op)(op))
			((write_back)(write_back))
			((mem_write)(mem_write))
			((is_addm)(is_addm))
			((status_write)(status_write))
			((alu_op)(alu_op))
			((alu_src)(alu_src))
		)
		(_use(_ent . controller)
		)
	)
	(_inst r 0 107(_comp register_file)
		(_port
			((read_reg1)(rd_address_in))
			((read_reg2)(rs_address))
			((write_reg1)(write_reg1))
			((write_reg2)(write_reg2))
			((reg_write1)(reg_write1))
			((reg_write2)(reg_write2))
			((write_data1)(write_data1))
			((write_data2)(write_data2))
			((clk)(clk))
			((data_out1)(rd))
			((data_out2)(rs))
		)
		(_use(_ent . register_file)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 8(_ent(_in))))
		(_port(_int clk -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int write_reg1 1 0 12(_ent(_in))))
		(_port(_int write_reg2 1 0 13(_ent(_in))))
		(_port(_int reg_write1 -1 0 15(_ent(_in))))
		(_port(_int reg_write2 -1 0 16(_ent(_in))))
		(_port(_int write_data1 0 0 18(_ent(_in))))
		(_port(_int write_data2 0 0 19(_ent(_in))))
		(_port(_int rs 0 0 22(_ent(_out))))
		(_port(_int rd 0 0 23(_ent(_out))))
		(_port(_int rd_address 1 0 24(_ent(_out))))
		(_port(_int extended_immediate 0 0 26(_ent(_out))))
		(_port(_int write_back -1 0 28(_ent(_out))))
		(_port(_int mem_write -1 0 29(_ent(_out))))
		(_port(_int is_addm -1 0 30(_ent(_out))))
		(_port(_int status_write -1 0 31(_ent(_out))))
		(_port(_int alu_src -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_op 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 58(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 67(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1((_dto i 3 i 0)))))
		(_sig(_int op 7 0 80(_arch(_uni))))
		(_sig(_int rs_address 7 0 81(_arch(_uni))))
		(_sig(_int rd_address_in 7 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 84(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((op)(instruction(d_15_12))))(_trgt(18))(_sens(0(d_15_12))))))
			(line__91(_arch 1 0 91(_assignment(_alias((rd_address_in)(instruction(d_11_8))))(_trgt(20))(_sens(0(d_11_8))))))
			(line__92(_arch 2 0 92(_assignment(_alias((rs_address)(instruction(d_7_4))))(_trgt(19))(_sens(0(d_7_4))))))
			(line__127(_arch 3 0 127(_assignment(_alias((rd_address)(rd_address_in)))(_trgt(10))(_sens(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 4 -1)
)
V 000051 55 1101          1688976074380 gate_level
(_unit VHDL(mid_reg 0 4(gate_level 0 20))
	(_version ve8)
	(_time 1688976074381 2023.07.10 11:31:14)
	(_source(\../src/mid_register.vhd\))
	(_parameters tan)
	(_code c89d959dc99f98dd9cc9da929ccecfce9ccec1cecc)
	(_ent
		(_time 1688964974980)
	)
	(_object
		(_gen(_int size -1 0 6 \18\ (_ent gms((i 18)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int input 0 0 11(_ent(_in))))
		(_port(_int reset -2 0 12(_ent(_in))))
		(_port(_int clk -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 22(_array -2((_dto c 3 i 0)))))
		(_sig(_int master 2 0 22(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(4)(3))(_sens(1)(2))(_read(4)(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . gate_level 4 -1)
)
I 000051 55 7164          1688976087748 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976087749 2023.07.10 11:31:27)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 07575101015153145656145d550106000704050404)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int extended_immediate 4 0 79(_ent (_out))))
				(_port(_int write_back -1 0 81(_ent (_out))))
				(_port(_int mem_write -1 0 82(_ent (_out))))
				(_port(_int is_addm -1 0 83(_ent (_out))))
				(_port(_int status_write -1 0 84(_ent (_out))))
				(_port(_int alu_src -1 0 85(_ent (_out))))
				(_port(_int alu_op 6 0 86(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 93(_ent (_in))))
				(_port(_int D2 7 0 94(_ent (_in))))
				(_port(_int Immed 7 0 95(_ent (_in))))
				(_port(_int AluSrc -1 0 96(_ent (_in))))
				(_port(_int AluOP 8 0 97(_ent (_in))))
				(_port(_int result 7 0 98(_ent (_out))))
				(_port(_int status 9 0 99(_ent (_out))))
			)
		)
	)
	(_inst pc 0 118(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 129(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 140(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 152(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 164(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(_open))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 192(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 97(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 99(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 103(_arch(_uni))))
		(_sig(_int pc_get 10 0 104(_arch(_uni))))
		(_sig(_int instruction_get 10 0 107(_arch(_uni))))
		(_sig(_int instruction_set 10 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{54~downto~0}~13 0 112(_array -1((_dto i 54 i 0)))))
		(_sig(_int id_to_exec_get 11 0 112(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 113(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976162565 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976162566 2023.07.10 11:32:42)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 434742414115175012135019114542444340414040)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976185103 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976185104 2023.07.10 11:33:05)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 56570455510002450706450c045057515655545555)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976200252 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976200253 2023.07.10 11:33:20)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 7b2f7d7a282d2f682a2b6821297d7a7c7b78797878)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7265          1688976205221 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688976205222 2023.07.10 11:33:25)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code e3b6e8b0e1b5b7f0b2b3f0b9b1e5e2e4e3e0e1e0e0)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 12 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 13 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 119(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 130(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 141(_comp mid_reg)
		(_gen
			((size)((i 53)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 53)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 153(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 165(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(3)))
			((mem_write)(id_to_exec_set(2)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(4)))
			((alu_op)(id_to_exec_set(d_6_5)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 193(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7826          1688979635287 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688979635288 2023.07.10 12:30:35)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code a1a6f4f6a1f7f5b2f6a6b2fbf3a7a0a6a1a2a3a2a2)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 59)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 59)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 24)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 24)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 118(_array -1((_dto i 23 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
I 000051 55 7828          1688979645491 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688979645492 2023.07.10 12:30:45)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 7d7f797c282b296e2a7a6e272f7b7c7a7d7e7f7e7e)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 0 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 1 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 599)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 599)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 24)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 24)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
		)
		(_use(_ent . exec_stage)
			(_port
				((D1)(D1))
				((D2)(D2))
				((Immed)(Immed))
				((AluSrc)(AluSrc))
				((AluOP)(AluOP))
				((result)(result))
				((status)(status))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 118(_array -1((_dto i 23 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 2 -1)
)
V 000051 55 8434          1688979991028 gate_level
(_unit VHDL(cap23 0 5(gate_level 0 23))
	(_version ve8)
	(_time 1688979991029 2023.07.10 12:36:31)
	(_source(\../src/CAP23.vhd\))
	(_parameters tan)
	(_code 38366f3d316e6c2b6f692b626a3e393f383b3a3b3b)
	(_ent
		(_time 1688966108005)
	)
	(_comp
		(mid_reg
			(_object
				(_gen(_int size -2 0 27(_ent((i 15)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -1((_dto c 5 i 0)))))
				(_port(_int input 13 0 32(_ent (_in))))
				(_port(_int reset -1 0 33(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 37(_array -1((_dto c 6 i 0)))))
				(_port(_int output 14 0 37(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int address 2 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int data 2 0 48(_ent (_out))))
				(_port(_int write_address 3 0 52(_ent (_in))))
				(_port(_int write_data 2 0 53(_ent (_in))))
				(_port(_int reg_write -1 0 55(_ent (_in))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int instruction 4 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int write_reg1 5 0 67(_ent (_in))))
				(_port(_int write_reg2 5 0 68(_ent (_in))))
				(_port(_int reg_write1 -1 0 70(_ent (_in))))
				(_port(_int reg_write2 -1 0 71(_ent (_in))))
				(_port(_int write_data1 4 0 73(_ent (_in))))
				(_port(_int write_data2 4 0 74(_ent (_in))))
				(_port(_int rs 4 0 77(_ent (_out))))
				(_port(_int rd 4 0 78(_ent (_out))))
				(_port(_int rd_address 5 0 79(_ent (_out))))
				(_port(_int extended_immediate 4 0 80(_ent (_out))))
				(_port(_int write_back -1 0 82(_ent (_out))))
				(_port(_int mem_write -1 0 83(_ent (_out))))
				(_port(_int is_addm -1 0 84(_ent (_out))))
				(_port(_int status_write -1 0 85(_ent (_out))))
				(_port(_int alu_src -1 0 86(_ent (_out))))
				(_port(_int alu_op 6 0 87(_ent (_out))))
			)
		)
		(exec_stage
			(_object
				(_port(_int D1 7 0 94(_ent (_in))))
				(_port(_int D2 7 0 95(_ent (_in))))
				(_port(_int Immed 7 0 96(_ent (_in))))
				(_port(_int AluSrc -1 0 97(_ent (_in))))
				(_port(_int AluOP 8 0 98(_ent (_in))))
				(_port(_int result 7 0 99(_ent (_out))))
				(_port(_int status 9 0 100(_ent (_out))))
			)
		)
	)
	(_inst pc 0 125(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(pc_set))
			((reset)(reset))
			((clk)(clk))
			((output)(pc_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst instruction 0 136(_comp mid_reg)
		(_gen
			((size)((i 16)))
		)
		(_port
			((input)(instruction_set))
			((reset)(reset))
			((clk)(clk))
			((output)(instruction_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 16)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst id_to_exec 0 147(_comp mid_reg)
		(_gen
			((size)((i 59)))
		)
		(_port
			((input)(id_to_exec_set))
			((reset)(reset))
			((clk)(clk))
			((output)(id_to_exec_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 59)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst exec_to_mem 0 158(_comp mid_reg)
		(_gen
			((size)((i 28)))
		)
		(_port
			((input)(exec_to_mem_set))
			((reset)(reset))
			((clk)(clk))
			((output)(exec_to_mem_get))
		)
		(_use(_ent . mid_reg)
			(_gen
				((size)((i 28)))
			)
			(_port
				((input)(input))
				((reset)(reset))
				((clk)(clk))
				((output)(output))
			)
		)
	)
	(_inst if_stage 0 172(_comp instruction_fetch)
		(_port
			((address)(pc_get))
			((clk)(clk))
			((data)(instruction_set))
			((write_address)(im_write_address))
			((write_data)(im_write_data))
			((reg_write)(im_reg_write))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst id_stage 0 184(_comp instruction_decode)
		(_port
			((instruction)(instruction_get))
			((clk)(clk))
			((write_reg1)((_others(i 2))))
			((write_reg2)((_others(i 2))))
			((reg_write1)((i 2)))
			((reg_write2)((i 2)))
			((write_data1)((_others(i 2))))
			((write_data2)((_others(i 2))))
			((rs)(id_to_exec_set(d_54_39)))
			((rd)(id_to_exec_set(d_38_23)))
			((rd_address)(id_to_exec_set(d_58_55)))
			((extended_immediate)(id_to_exec_set(d_22_7)))
			((write_back)(id_to_exec_set(6)))
			((mem_write)(id_to_exec_set(5)))
			((is_addm)(id_to_exec_set(1)))
			((status_write)(id_to_exec_set(0)))
			((alu_src)(id_to_exec_set(2)))
			((alu_op)(id_to_exec_set(d_4_3)))
		)
		(_use(_ent . instruction_decode)
			(_port
				((instruction)(instruction))
				((clk)(clk))
				((write_reg1)(write_reg1))
				((write_reg2)(write_reg2))
				((reg_write1)(reg_write1))
				((reg_write2)(reg_write2))
				((write_data1)(write_data1))
				((write_data2)(write_data2))
				((rs)(rs))
				((rd)(rd))
				((rd_address)(rd_address))
				((extended_immediate)(extended_immediate))
				((write_back)(write_back))
				((mem_write)(mem_write))
				((is_addm)(is_addm))
				((status_write)(status_write))
				((alu_src)(alu_src))
				((alu_op)(alu_op))
			)
		)
	)
	(_inst exec_stage_comp 0 215(_comp exec_stage)
		(_port
			((D1)(id_to_exec_get(d_54_39)))
			((D2)(id_to_exec_get(d_38_23)))
			((Immed)(id_to_exec_get(d_22_7)))
			((AluSrc)(id_to_exec_get(4)))
			((AluOP)(id_to_exec_get(d_6_5)))
			((result)(exec_to_mem_set(d_19_4)))
			((status)(exec_to_mem_set(d_3_0)))
		)
		(_use(_ent . exec_stage)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_pc -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int set_pc_value 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15(_array -1((_dto i 9 i 0)))))
		(_port(_int im_write_address 1 0 15(_ent(_in))))
		(_port(_int im_write_data 0 0 16(_ent(_in))))
		(_port(_int im_reg_write -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 52(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 98(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 104(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_set 10 0 104(_arch(_uni))))
		(_sig(_int pc_get 10 0 105(_arch(_uni))))
		(_sig(_int instruction_get 10 0 108(_arch(_uni))))
		(_sig(_int instruction_set 10 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{58~downto~0}~13 0 113(_array -1((_dto i 58 i 0)))))
		(_sig(_int id_to_exec_get 11 0 113(_arch(_uni))))
		(_sig(_int id_to_exec_set 11 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 118(_array -1((_dto i 27 i 0)))))
		(_sig(_int exec_to_mem_get 12 0 118(_arch(_uni))))
		(_sig(_int exec_to_mem_set 12 0 119(_arch(_uni))))
		(_prcs
			(line__226(_arch 0 0 226(_assignment(_alias((exec_to_mem_set(d_27_24))(id_to_exec_get(d_58_55))))(_trgt(14(d_27_24)))(_sens(11(d_58_55))))))
			(line__227(_arch 1 0 227(_assignment(_alias((exec_to_mem_set(23))(id_to_exec_get(6))))(_trgt(14(23)))(_sens(11(6))))))
			(line__228(_arch 2 0 228(_assignment(_alias((exec_to_mem_set(22))(id_to_exec_get(5))))(_trgt(14(22)))(_sens(11(5))))))
			(line__229(_arch 3 0 229(_assignment(_alias((exec_to_mem_set(21))(id_to_exec_get(1))))(_trgt(14(21)))(_sens(11(1))))))
			(line__230(_arch 4 0 230(_assignment(_alias((exec_to_mem_set(20))(id_to_exec_get(0))))(_trgt(14(20)))(_sens(11(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (11(6))(11(5))(11(1))(11(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . gate_level 7 -1)
)
