; SMT-LIBv2 description generated by Yosys 0.18 (git sha1 19ce3b45d6, gcc 11.3.0 -fPIC -Os)
; yosys-smt2-module iserdes
(declare-sort |iserdes_s| 0)
(declare-fun |iserdes_is| (|iserdes_s|) Bool)
(declare-fun |iserdes#0| (|iserdes_s|) (_ BitVec 9)) ; $auto$clk2fflogic.cc:186:execute$\r_word#past_q_wire$91
(declare-fun |iserdes#1| (|iserdes_s|) (_ BitVec 9)) ; $auto$clk2fflogic.cc:219:execute$\r_word#past_d_wire$97
(declare-fun |iserdes#2| (|iserdes_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:199:execute$\r_word#past_clk#\i_fast_clk$93
(declare-fun |iserdes#3| (|iserdes_s|) (_ BitVec 1)) ; \i_fast_clk
(define-fun |iserdes#4| ((state |iserdes_s|)) Bool (= (concat (|iserdes#3| state) (|iserdes#2| state)) #b10)) ; $auto$rtlil.cc:2399:Eqx$96
(define-fun |iserdes#5| ((state |iserdes_s|)) (_ BitVec 9) (ite (|iserdes#4| state) (|iserdes#1| state) (|iserdes#0| state))) ; $auto$rtlil.cc:2456:Mux$100
(declare-fun |iserdes#6| (|iserdes_s|) (_ BitVec 1)) ; \i_areset_n
(declare-fun |iserdes#7| (|iserdes_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:258:execute$\r_word#past_arst#\i_areset_n$101
(define-fun |iserdes#8| ((state |iserdes_s|)) (_ BitVec 1) (bvand (|iserdes#6| state) (|iserdes#7| state))) ; $auto$rtlil.cc:2389:And$104
(define-fun |iserdes#9| ((state |iserdes_s|)) (_ BitVec 9) (ite (= ((_ extract 0 0) (|iserdes#8| state)) #b1) (|iserdes#5| state) #b000000000)) ; \r_word
; yosys-smt2-wire r_word 9
(define-fun |iserdes_n r_word| ((state |iserdes_s|)) (_ BitVec 9) (|iserdes#9| state))
(declare-fun |iserdes#10| (|iserdes_s|) (_ BitVec 10)) ; $auto$clk2fflogic.cc:186:execute$\o_word#past_q_wire$74
(declare-fun |iserdes#11| (|iserdes_s|) (_ BitVec 10)) ; $auto$clk2fflogic.cc:219:execute$\o_word#past_d_wire$80
(declare-fun |iserdes#12| (|iserdes_s|) (_ BitVec 1)) ; $auto$clk2fflogic.cc:199:execute$\o_word#past_clk#\i_slow_clk$76
(declare-fun |iserdes#13| (|iserdes_s|) (_ BitVec 1)) ; \i_slow_clk
(define-fun |iserdes#14| ((state |iserdes_s|)) Bool (= (concat (|iserdes#13| state) (|iserdes#12| state)) #b10)) ; $auto$rtlil.cc:2399:Eqx$79
(define-fun |iserdes#15| ((state |iserdes_s|)) (_ BitVec 10) (ite (|iserdes#14| state) (|iserdes#11| state) (|iserdes#10| state))) ; $auto$rtlil.cc:2456:Mux$83
(define-fun |iserdes#16| ((state |iserdes_s|)) (_ BitVec 10) (ite (= ((_ extract 0 0) (|iserdes#8| state)) #b1) (|iserdes#15| state) #b0000000000)) ; \o_word
; yosys-smt2-output o_word 10
; yosys-smt2-wire o_word 10
(define-fun |iserdes_n o_word| ((state |iserdes_s|)) (_ BitVec 10) (|iserdes#16| state))
; yosys-smt2-input i_slow_clk 1
; yosys-smt2-wire i_slow_clk 1
(define-fun |iserdes_n i_slow_clk| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#13| state)) #b1))
(declare-fun |iserdes#17| (|iserdes_s|) Bool) ; \i_pin
; yosys-smt2-input i_pin 1
; yosys-smt2-wire i_pin 1
(define-fun |iserdes_n i_pin| ((state |iserdes_s|)) Bool (|iserdes#17| state))
; yosys-smt2-input i_fast_clk 1
; yosys-smt2-wire i_fast_clk 1
(define-fun |iserdes_n i_fast_clk| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#3| state)) #b1))
; yosys-smt2-input i_areset_n 1
; yosys-smt2-wire i_areset_n 1
(define-fun |iserdes_n i_areset_n| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#6| state)) #b1))
(declare-fun |iserdes#18| (|iserdes_s|) (_ BitVec 1)) ; \f_past_valid
; yosys-smt2-register f_past_valid 1
; yosys-smt2-wire f_past_valid 1
(define-fun |iserdes_n f_past_valid| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#18| state)) #b1))
(declare-fun |iserdes#19| (|iserdes_s|) (_ BitVec 10)) ; \f_clk_counter
; yosys-smt2-register f_clk_counter 10
; yosys-smt2-wire f_clk_counter 10
(define-fun |iserdes_n f_clk_counter| ((state |iserdes_s|)) (_ BitVec 10) (|iserdes#19| state))
(declare-fun |iserdes#20| (|iserdes_s|) (_ BitVec 1)) ; $formal$iserdes.v:99$3_CHECK
; yosys-smt2-register $formal$iserdes.v:99$3_CHECK 1
(define-fun |iserdes_n $formal$iserdes.v:99$3_CHECK| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#20| state)) #b1))
(declare-fun |iserdes#21| (|iserdes_s|) (_ BitVec 1)) ; $formal$iserdes.v:106$6_CHECK
; yosys-smt2-register $formal$iserdes.v:106$6_CHECK 1
(define-fun |iserdes_n $formal$iserdes.v:106$6_CHECK| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#21| state)) #b1))
(declare-fun |iserdes#22| (|iserdes_s|) (_ BitVec 1)) ; $formal$iserdes.v:105$5_EN
; yosys-smt2-register $formal$iserdes.v:105$5_EN 1
(define-fun |iserdes_n $formal$iserdes.v:105$5_EN| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#22| state)) #b1))
(declare-fun |iserdes#23| (|iserdes_s|) (_ BitVec 1)) ; $formal$iserdes.v:105$5_CHECK
; yosys-smt2-register $formal$iserdes.v:105$5_CHECK 1
(define-fun |iserdes_n $formal$iserdes.v:105$5_CHECK| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#23| state)) #b1))
(declare-fun |iserdes#24| (|iserdes_s|) (_ BitVec 1)) ; $formal$iserdes.v:101$4_CHECK
; yosys-smt2-register $formal$iserdes.v:101$4_CHECK 1
(define-fun |iserdes_n $formal$iserdes.v:101$4_CHECK| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#24| state)) #b1))
; yosys-smt2-register $auto$clk2fflogic.cc:258:execute$/r_word#past_arst#/i_areset_n$101 1
(define-fun |iserdes_n $auto$clk2fflogic.cc:258:execute$/r_word#past_arst#/i_areset_n$101| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#7| state)) #b1))
; yosys-smt2-register $auto$clk2fflogic.cc:219:execute$/r_word#past_d_wire$97 9
(define-fun |iserdes_n $auto$clk2fflogic.cc:219:execute$/r_word#past_d_wire$97| ((state |iserdes_s|)) (_ BitVec 9) (|iserdes#1| state))
; yosys-smt2-register $auto$clk2fflogic.cc:219:execute$/o_word#past_d_wire$80 10
(define-fun |iserdes_n $auto$clk2fflogic.cc:219:execute$/o_word#past_d_wire$80| ((state |iserdes_s|)) (_ BitVec 10) (|iserdes#11| state))
; yosys-smt2-register $auto$clk2fflogic.cc:199:execute$/r_word#past_clk#/i_fast_clk$93 1
(define-fun |iserdes_n $auto$clk2fflogic.cc:199:execute$/r_word#past_clk#/i_fast_clk$93| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#2| state)) #b1))
; yosys-smt2-register $auto$clk2fflogic.cc:199:execute$/o_word#past_clk#/i_slow_clk$76 1
(define-fun |iserdes_n $auto$clk2fflogic.cc:199:execute$/o_word#past_clk#/i_slow_clk$76| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#12| state)) #b1))
; yosys-smt2-register $auto$clk2fflogic.cc:186:execute$/r_word#past_q_wire$91 9
(define-fun |iserdes_n $auto$clk2fflogic.cc:186:execute$/r_word#past_q_wire$91| ((state |iserdes_s|)) (_ BitVec 9) (|iserdes#0| state))
; yosys-smt2-register $auto$clk2fflogic.cc:186:execute$/o_word#past_q_wire$74 10
(define-fun |iserdes_n $auto$clk2fflogic.cc:186:execute$/o_word#past_q_wire$74| ((state |iserdes_s|)) (_ BitVec 10) (|iserdes#10| state))
(declare-fun |iserdes#25| (|iserdes_s|) (_ BitVec 1)) ; $and$iserdes.v:0$31_Y
; yosys-smt2-register $and$iserdes.v:0$31_Y 1
(define-fun |iserdes_n $and$iserdes.v:0$31_Y| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#25| state)) #b1))
(declare-fun |iserdes#26| (|iserdes_s|) (_ BitVec 1)) ; $and$iserdes.v:0$26_Y
; yosys-smt2-register $and$iserdes.v:0$26_Y 1
(define-fun |iserdes_n $and$iserdes.v:0$26_Y| ((state |iserdes_s|)) Bool (= ((_ extract 0 0) (|iserdes#26| state)) #b1))
; yosys-smt2-assume 0 $assume$iserdes.v:99$37 iserdes.v:99.43-101.43
(define-fun |iserdes_u 0| ((state |iserdes_s|)) Bool (or (= ((_ extract 0 0) (|iserdes#20| state)) #b1) (not (= ((_ extract 0 0) (|iserdes#18| state)) #b1)))) ; $assume$iserdes.v:99$37
; yosys-smt2-assume 1 $assume$iserdes.v:106$40 iserdes.v:106.33-109.23
(define-fun |iserdes_u 1| ((state |iserdes_s|)) Bool (or (= ((_ extract 0 0) (|iserdes#21| state)) #b1) (not (= ((_ extract 0 0) (|iserdes#18| state)) #b1)))) ; $assume$iserdes.v:106$40
; yosys-smt2-assume 2 $assume$iserdes.v:105$39 iserdes.v:105.43-106.32
(define-fun |iserdes_u 2| ((state |iserdes_s|)) Bool (or (= ((_ extract 0 0) (|iserdes#23| state)) #b1) (not (= ((_ extract 0 0) (|iserdes#22| state)) #b1)))) ; $assume$iserdes.v:105$39
; yosys-smt2-assume 3 $assume$iserdes.v:101$38 iserdes.v:101.44-102.49
(define-fun |iserdes_u 3| ((state |iserdes_s|)) Bool (or (= ((_ extract 0 0) (|iserdes#24| state)) #b1) (not (= ((_ extract 0 0) (|iserdes#18| state)) #b1)))) ; $assume$iserdes.v:101$38
(define-fun |iserdes#27| ((state |iserdes_s|)) Bool (= (|iserdes#13| state) ((_ extract 9 9) (|iserdes#19| state)))) ; $0$formal$iserdes.v:101$4_CHECK[0:0]$17
; yosys-smt2-anyseq iserdes#28 1 $auto$setundef.cc:501:execute$108
(declare-fun |iserdes#28| (|iserdes_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3130:Anyseq$109
(define-fun |iserdes#29| ((state |iserdes_s|)) Bool (not (or  (= ((_ extract 0 0) (|iserdes#25| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$iserdes.v:0$32_Y
(define-fun |iserdes#30| ((state |iserdes_s|)) Bool (and (or  (|iserdes#29| state) false) (or  (= ((_ extract 0 0) (|iserdes#3| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$iserdes.v:106$34_Y
(define-fun |iserdes#31| ((state |iserdes_s|)) Bool (not (or  (= ((_ extract 0 0) (|iserdes#26| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$iserdes.v:0$27_Y
(define-fun |iserdes#32| ((state |iserdes_s|)) Bool (and (or  (|iserdes#31| state) false) (or  (= ((_ extract 0 0) (|iserdes#13| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$iserdes.v:105$29_Y
(define-fun |iserdes#33| ((state |iserdes_s|)) Bool (and (or  (= ((_ extract 0 0) (|iserdes#18| state)) #b1) false) (or  (|iserdes#32| state) false))) ; $logic_and$iserdes.v:105$30_Y
(define-fun |iserdes#34| ((state |iserdes_s|)) (_ BitVec 1) (ite (|iserdes#33| state) (ite (|iserdes#30| state) #b1 #b0) (|iserdes#28| state))) ; $0$formal$iserdes.v:105$5_CHECK[0:0]$19
(define-fun |iserdes#35| ((state |iserdes_s|)) (_ BitVec 1) (ite (|iserdes#33| state) #b1 #b0)) ; $0$formal$iserdes.v:105$5_EN[0:0]$20
(define-fun |iserdes#36| ((state |iserdes_s|)) Bool (= (|iserdes#3| state) ((_ extract 0 0) (|iserdes#19| state)))) ; $0$formal$iserdes.v:99$3_CHECK[0:0]$15
(define-fun |iserdes#37| ((state |iserdes_s|)) (_ BitVec 10) (bvadd (|iserdes#19| state) #b0000000001)) ; $0\f_clk_counter[9:0]
(define-fun |iserdes_a| ((state |iserdes_s|)) Bool true)
(define-fun |iserdes_u| ((state |iserdes_s|)) Bool (and
  (|iserdes_u 0| state)
  (|iserdes_u 1| state)
  (|iserdes_u 2| state)
  (|iserdes_u 3| state)
))
(define-fun |iserdes_i| ((state |iserdes_s|)) Bool (and
  (= (= ((_ extract 0 0) (|iserdes#18| state)) #b1) false) ; f_past_valid
  (= (|iserdes#19| state) #b0000000000) ; f_clk_counter
  (= (= ((_ extract 0 0) (|iserdes#22| state)) #b1) false) ; $formal$iserdes.v:105$5_EN
  (= (= ((_ extract 0 0) (|iserdes#7| state)) #b1) true) ; $auto$clk2fflogic.cc:258:execute$/r_word#past_arst#/i_areset_n$101
  (= (= ((_ extract 0 0) (|iserdes#2| state)) #b1) true) ; $auto$clk2fflogic.cc:199:execute$/r_word#past_clk#/i_fast_clk$93
  (= (= ((_ extract 0 0) (|iserdes#12| state)) #b1) true) ; $auto$clk2fflogic.cc:199:execute$/o_word#past_clk#/i_slow_clk$76
))
(define-fun |iserdes_h| ((state |iserdes_s|)) Bool true)
(define-fun |iserdes_t| ((state |iserdes_s|) (next_state |iserdes_s|)) Bool (and
  (= (|iserdes#13| state) (|iserdes#26| next_state)) ; $procdff$56 $and$iserdes.v:0$26_Y
  (= (|iserdes#3| state) (|iserdes#25| next_state)) ; $procdff$57 $and$iserdes.v:0$31_Y
  (= (ite (|iserdes#27| state) #b1 #b0) (|iserdes#24| next_state)) ; $procdff$60 $formal$iserdes.v:101$4_CHECK
  (= (|iserdes#34| state) (|iserdes#23| next_state)) ; $procdff$62 $formal$iserdes.v:105$5_CHECK
  (= (|iserdes#35| state) (|iserdes#22| next_state)) ; $procdff$63 $formal$iserdes.v:105$5_EN
  (= (|iserdes#6| state) (|iserdes#21| next_state)) ; $procdff$64 $formal$iserdes.v:106$6_CHECK
  (= (ite (|iserdes#36| state) #b1 #b0) (|iserdes#20| next_state)) ; $procdff$58 $formal$iserdes.v:99$3_CHECK
  (= (|iserdes#37| state) (|iserdes#19| next_state)) ; $procdff$55 \f_clk_counter
  (= #b1 (|iserdes#18| next_state)) ; $procdff$59 \f_past_valid
  (= (|iserdes#13| state) (|iserdes#12| next_state)) ; $auto$clk2fflogic.cc:203:execute$77 $auto$clk2fflogic.cc:199:execute$\o_word#past_clk#\i_slow_clk$76
  (= (concat (|iserdes#9| state) (ite (|iserdes#17| state) #b1 #b0)) (|iserdes#11| next_state)) ; $auto$clk2fflogic.cc:221:execute$81 $auto$clk2fflogic.cc:219:execute$\o_word#past_d_wire$80
  (= (|iserdes#16| state) (|iserdes#10| next_state)) ; $auto$clk2fflogic.cc:189:execute$75 $auto$clk2fflogic.cc:186:execute$\o_word#past_q_wire$74
  (= (|iserdes#6| state) (|iserdes#7| next_state)) ; $auto$clk2fflogic.cc:50:wrap_async_control$102 $auto$clk2fflogic.cc:258:execute$\r_word#past_arst#\i_areset_n$101
  (= (|iserdes#3| state) (|iserdes#2| next_state)) ; $auto$clk2fflogic.cc:203:execute$94 $auto$clk2fflogic.cc:199:execute$\r_word#past_clk#\i_fast_clk$93
  (= (concat ((_ extract 7 0) (|iserdes#9| state)) (ite (|iserdes#17| state) #b1 #b0)) (|iserdes#1| next_state)) ; $auto$clk2fflogic.cc:221:execute$98 $auto$clk2fflogic.cc:219:execute$\r_word#past_d_wire$97
  (= (|iserdes#9| state) (|iserdes#0| next_state)) ; $auto$clk2fflogic.cc:189:execute$92 $auto$clk2fflogic.cc:186:execute$\r_word#past_q_wire$91
)) ; end of module iserdes
; yosys-smt2-topmod iserdes
; end of yosys output
