{"_id": "53c968b7f1fd8d499b98ff80", "categories": {"audience": [{"fullname": "Engineering", "fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "id": 729, "shortname": "audienceengineering"}], "database": [], "developmentstatus": [{"fullname": "5 - Production/Stable", "fullpath": "Development Status :: 5 - Production/Stable", "id": 11, "shortname": "production"}], "environment": [], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 3.0 (GPLv3)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 3.0 (GPLv3)", "id": 679, "shortname": "gplv3"}], "os": [], "topic": [{"fullname": "Text Editors", "fullpath": "Topic :: Text Editors", "id": 63, "shortname": "editors"}, {"fullname": "Integrated Development Environments (IDE)", "fullpath": "Topic :: Text Editors :: Integrated Development Environments (IDE)", "id": 65, "shortname": "ide"}, {"fullname": "Scientific/Engineering", "fullpath": "Topic :: Scientific/Engineering", "id": 97, "shortname": "scientific"}], "translation": []}, "creation_date": "2014-07-18", "developers": [{"name": "Steve Kopman", "url": "http://sourceforge.net/u/ufgators2k/", "username": "ufgators2k"}], "external_homepage": "http://nppverilog.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "Notepad++ Verilog Plugin", "preferred_support_tool": "tickets", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "Verilog processor for Notepad++. Current features:\r\n\r\n- Instantiate a module\r\n- Insert registers/wires from a module\r\n- Generate a test bench template\r\n   - Automatically inserts a default header for a test bench\r\n- Insert a clocked always block\r\n\r\nv1.2.0 now supports ANSI and non-ANSI module declarations.\r\n\r\nTo use this plugin, select the module declaration (including parameter and I/O definitions below for non-ANSI) and click SHIFT-CTRL-C. This selects the module and parses its components. After this, all other functions are available.", "shortname": "nppverilog", "socialnetworks": [{"accounturl": "", "socialnetwork": "Twitter"}, {"accounturl": null, "socialnetwork": "Facebook"}], "status": "active", "summary": "Verilog plugin for Notepad++", "tools": [{"label": "Tickets", "mount_point": "tickets", "name": "tickets"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 2286235}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Code", "mount_point": "code", "name": "git"}, {"label": "Files", "mount_point": "files", "name": "files"}], "url": "http://sourceforge.net/p/nppverilog/", "video_url": null}
