cocci_test_suite() {
	const struct hisi_gate_clock cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 85 */[];
	const struct hisi_mux_clock cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 68 */[];
	u32 cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 63 */[];
	const char *const cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 55 */[];
	const struct hisi_fixed_rate_clock cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 39 */[];
	void __exit cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 311 */;
	int __init cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 305 */;
	struct platform_driver cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 296 */;
	const struct of_device_id cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 248 */[];
	const char *const cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 195 */[]__initconst;
	const struct hisi_crg_funcs cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 187 */;
	struct hisi_crg_dev *cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 175 */;
	void cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 173 */;
	int cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 133 */;
	struct platform_device *cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 130 */;
	struct hisi_clock_data *cocci_id/* drivers/clk/hisilicon/crg-hi3516cv300.c 129 */;
}
