Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 18:10:39 2017
| Host         : Cameron-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal    |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------+------------------------------------+------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG    |                                    |                                    |                1 |              2 |
|  clkdv/clkout0_BUFG |                                    |                                    |                1 |              3 |
|  clkdv/clk12        | mips/dp/pc[31]_i_1_n_0             |                                    |                1 |              4 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_0              |                                    |                1 |              6 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_1              |                                    |                1 |              6 |
|  clock_IBUF_BUFG    | display/myvgatimer/xy/x[9]_i_1_n_0 |                                    |                4 |             10 |
|  clock_IBUF_BUFG    | display/myvgatimer/xy/y[9]_i_2_n_0 | display/myvgatimer/xy/y[9]_i_1_n_0 |                3 |             10 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]                |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_2              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_3              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_4              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_5              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_6              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_7              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_8              |                                    |                4 |             16 |
|  clkdv/clk12        | mips/dp/a/pc_reg[1]_9              |                                    |                4 |             16 |
|  clkdv/clk12        |                                    |                                    |               24 |             28 |
|  clkdv/clk12        | mips/dp/a/dmem_wr                  |                                    |                8 |             32 |
|  clkdv/clk12        | mips/dp/a/wr                       |                                    |               12 |             96 |
+---------------------+------------------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     2 |
| 10     |                     2 |
| 16+    |                    12 |
+--------+-----------------------+


