,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/odriverobotics/ODriveHardware.git,2016-05-31 21:35:29+00:00,High performance motor control,427,odriverobotics/ODriveHardware,60125099,Verilog,ODriveHardware,36866,858,2024-04-11 03:19:40+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/Juniper/open-register-design-tool.git,2016-06-14 18:33:32+00:00,"Tool to generate register RTL, models, and docs using SystemRDL or JSpec input",65,Juniper/open-register-design-tool,61146698,Verilog,open-register-design-tool,7368,181,2024-04-08 02:45:23+00:00,"['systemrdl', 'jspec', 'eda', 'asic', 'fpga', 'registers', 'uvm', 'systemverilog', 'register-descriptions', 'systemrdl-compiler']",https://api.github.com/licenses/apache-2.0
2,https://github.com/zeldin/iceGDROM.git,2016-08-07 11:37:21+00:00,An FPGA based GDROM emulator for the Sega Dreamcast,40,zeldin/iceGDROM,65130174,Verilog,iceGDROM,657,149,2024-04-04 11:14:23+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/chriz2600/DreamcastHDMI.git,2016-07-25 09:14:57+00:00,Dreamcast HDMI,21,chriz2600/DreamcastHDMI,64120602,Verilog,DreamcastHDMI,140238,148,2024-04-11 07:50:33+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/cliffordwolf/PonyLink.git,2016-07-05 13:45:42+00:00,A single-wire bi-directional chip-to-chip interface for FPGAs,14,cliffordwolf/PonyLink,62640215,Verilog,PonyLink,58,111,2024-02-01 03:40:25+00:00,[],None
5,https://github.com/azonenberg/antikernel.git,2016-08-15 02:16:47+00:00,The Antikernel operating system project,10,azonenberg/antikernel,65697682,Verilog,antikernel,9093,110,2024-03-26 01:13:25+00:00,"['security-hardening', 'operating-system', 'research-project', 'system-on-chip', 'fpga-soc', 'fpga']",None
6,https://github.com/danshanley/FPU.git,2016-05-03 16:30:30+00:00,IEEE 754 floating point unit in Verilog,21,danshanley/FPU,57984242,Verilog,FPU,576,105,2024-04-07 21:44:08+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/mcmayer/iCE40.git,2016-06-04 08:20:15+00:00,Lattice iCE40 FPGA experiments - Work in progress,15,mcmayer/iCE40,60400534,Verilog,iCE40,1433,99,2024-03-31 13:13:42+00:00,[],None
8,https://github.com/nesl/ice40_examples.git,2016-05-11 23:39:03+00:00,Public examples of ICE40 HX8K examples using Icestorm,21,nesl/ice40_examples,58590582,Verilog,ice40_examples,111,99,2024-03-09 19:25:10+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/nxbyte/Verilog-Projects.git,2016-05-24 19:53:58+00:00,This repository contains source code for past labs and projects involving FPGA and Verilog based designs,22,nxbyte/Verilog-Projects,59604012,Verilog,Verilog-Projects,2337,97,2024-04-10 12:48:07+00:00,"['verilog', 'xilinx', 'half-adder', 'full-adder', 'ripple-adder', 'look-ahead-adder', 'comparator', 'decoder', 'encoder', 'multiplexer', 'traffic-light-controller', 'xilinx-vivado', 'adder', 'testbenches', 'simulator', 'priority', 'system-verilog']",https://api.github.com/licenses/mit
10,https://github.com/myriadrf/LimeSDR-USB_GW.git,2016-04-28 10:12:37+00:00,Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board,62,myriadrf/LimeSDR-USB_GW,57292002,Verilog,LimeSDR-USB_GW,191745,92,2024-04-08 02:16:24+00:00,[],https://api.github.com/licenses/apache-2.0
11,https://github.com/waynezv/FPGA_Ultrasound.git,2016-04-25 08:47:17+00:00, CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.,17,waynezv/FPGA_Ultrasound,57026156,Verilog,FPGA_Ultrasound,35002,53,2024-03-30 02:22:50+00:00,"['fpga', 'soc', 'data-acquisition', 'ultrasound', 'beamforming']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/wingel/sds7102.git,2016-07-15 16:59:03+00:00,A port of Linux to the OWON SDS7102 scope,14,wingel/sds7102,63437707,Verilog,sds7102,657,52,2023-08-26 13:19:09+00:00,[],
13,https://github.com/Obijuan/ACC.git,2016-08-02 17:24:46+00:00,Apollo CPU Core in Verilog. For learning and having fun with open FPGA,9,Obijuan/ACC,64777357,Verilog,ACC,19118,42,2024-02-27 20:59:15+00:00,[],https://api.github.com/licenses/gpl-3.0
14,https://github.com/FAST-Switch/fast.git,2016-09-05 01:29:35+00:00,FAST,20,FAST-Switch/fast,67378252,Verilog,fast,20715,38,2024-03-31 10:01:42+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/rsnikhil/RISCV_Piccolo_v1.git,2016-07-07 18:57:39+00:00,"Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).",4,rsnikhil/RISCV_Piccolo_v1,62831252,Verilog,RISCV_Piccolo_v1,5410,33,2024-03-09 12:06:24+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/FPGAwars/apio-examples.git,2016-04-24 16:21:35+00:00,:seedling: Apio examples,25,FPGAwars/apio-examples,56981735,Verilog,apio-examples,1926,32,2024-04-06 22:37:28+00:00,"['apio', 'verilog', 'examples']",https://api.github.com/licenses/gpl-2.0
17,https://github.com/myriadrf/LimeSDR-PCIe_GW.git,2016-06-07 21:13:32+00:00,Altera Cyclone IV FPGA project for the PCIe LimeSDR board ,24,myriadrf/LimeSDR-PCIe_GW,60646878,Verilog,LimeSDR-PCIe_GW,17292,31,2024-04-08 02:20:36+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/abbas-rahimi/HDC-Language-Recognition.git,2016-05-02 00:52:08+00:00,Hyperdimensional computing for language recognition: Matlab and RTL implementations ,16,abbas-rahimi/HDC-Language-Recognition,57858851,Verilog,HDC-Language-Recognition,19422,28,2024-03-28 06:50:01+00:00,[],https://api.github.com/licenses/gpl-3.0
19,https://github.com/matrix-io/matrix-creator-fpga.git,2016-07-14 22:45:33+00:00,Reference HDL code for the MATRIX Creator's Spartan 6 FPGA,16,matrix-io/matrix-creator-fpga,63374690,Verilog,matrix-creator-fpga,1562,27,2024-02-19 21:27:42+00:00,[],https://api.github.com/licenses/gpl-3.0
20,https://github.com/Wujh1995/Verilog-VGA-game.git,2016-05-26 14:31:21+00:00,A simple game written in Verilog HDL language and display on the VGA screen.,5,Wujh1995/Verilog-VGA-game,59757164,Verilog,Verilog-VGA-game,7,26,2024-01-08 06:27:26+00:00,[],None
21,https://github.com/HeavyPixels/QuickSilverNEO.git,2016-05-30 07:44:34+00:00,,3,HeavyPixels/QuickSilverNEO,59990627,Verilog,QuickSilverNEO,3749,26,2024-03-08 16:16:40+00:00,[],None
22,https://github.com/bangonkali/sram.git,2016-05-25 12:56:54+00:00,Simple sram controller in verilog.,6,bangonkali/sram,59663214,Verilog,sram,18,25,2024-04-07 04:27:27+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog.git,2016-04-29 14:32:02+00:00,This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog,7,jonlwowski012/OV7670_NEXYS4_Verilog,57390935,Verilog,OV7670_NEXYS4_Verilog,1306,24,2024-04-10 07:34:30+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/julbouln/dvi_lvds.git,2016-08-28 17:51:53+00:00,DVI to LVDS Verilog converter,8,julbouln/dvi_lvds,66782388,Verilog,dvi_lvds,457,22,2024-01-01 04:58:17+00:00,[],None
25,https://github.com/KestrelComputer/polaris.git,2016-06-18 17:15:30+00:00,RISC-V RV64IS-compatible processor for the Kestrel-3,9,KestrelComputer/polaris,61444480,Verilog,polaris,410,21,2023-12-07 21:02:57+00:00,[],https://api.github.com/licenses/mpl-2.0
26,https://github.com/muzilinxi90/OpenMIPS.git,2016-04-25 02:42:39+00:00,OpenMIPS——《自己动手写CPU》处理器部分,4,muzilinxi90/OpenMIPS,57006638,Verilog,OpenMIPS,4222,21,2024-02-15 07:19:32+00:00,['verilog'],None
27,https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres.git,2016-06-01 16:58:41+00:00,"Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers",11,Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres,60195459,Verilog,Curso-Electronica-Digital-para-makers-con-FPGAs-Libres,33668,19,2023-12-05 11:24:08+00:00,"['course', 'fpga', 'fpgawars']",https://api.github.com/licenses/gpl-3.0
28,https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer.git,2016-05-02 22:58:58+00:00,WPA-PSK cracking for FPGA devices,5,davidgfnet/fpga-wpa-psk-bruteforcer,57926481,Verilog,fpga-wpa-psk-bruteforcer,889,18,2024-03-14 15:39:25+00:00,[],None
29,https://github.com/deepvyas/Verilog-Snippets.git,2016-09-07 17:52:16+00:00,"Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani",10,deepvyas/Verilog-Snippets,67630563,Verilog,Verilog-Snippets,34,18,2024-03-01 20:03:53+00:00,"['verilog-snippets', 'computer-architecture', 'bits-pilani']",None
30,https://github.com/MorrisMA/1PPS-DPLL.git,2016-07-24 08:01:02+00:00,DPLL for phase-locking to 1PPS signal,6,MorrisMA/1PPS-DPLL,64055119,Verilog,1PPS-DPLL,50,18,2024-02-01 13:03:14+00:00,[],None
31,https://github.com/HaleLu/mips.git,2016-05-14 16:20:18+00:00,Mips处理器仿真设计,5,HaleLu/mips,58817673,Verilog,mips,440,17,2021-04-28 03:10:48+00:00,[],None
32,https://github.com/old-NWTC/TurbSim.git,2016-07-05 23:23:52+00:00,"A stochastic, full-field, turbulence simulator",8,old-NWTC/TurbSim,62676001,Verilog,TurbSim,87976,16,2024-01-15 11:03:12+00:00,[],None
33,https://github.com/tinylic/ASIC-FPGA-tetris.git,2016-06-18 04:22:33+00:00,a FPGA implementation for tetris game.,5,tinylic/ASIC-FPGA-tetris,61416763,Verilog,ASIC-FPGA-tetris,2143,16,2023-12-06 09:02:35+00:00,[],None
34,https://github.com/akhan3/async-fifo.git,2016-06-03 09:37:20+00:00,Asynchronous FIFO for transferring data between two asynchronous clock domains,6,akhan3/async-fifo,60336573,Verilog,async-fifo,152,15,2023-04-19 12:21:36+00:00,"['fpga', 'clock-domain-crossing', 'fifo']",None
35,https://github.com/kactus2/ipxactexamplelib.git,2016-05-12 10:38:36+00:00,Contains examples to start with Kactus2.,3,kactus2/ipxactexamplelib,58632468,Verilog,ipxactexamplelib,837,15,2024-01-13 06:12:46+00:00,"['ip-xact', 'example-data']",https://api.github.com/licenses/mit
36,https://github.com/crboth/LDPC_Decoder.git,2016-09-08 22:39:21+00:00,Low Density Parity Check Decoder,7,crboth/LDPC_Decoder,67745340,Verilog,LDPC_Decoder,110,14,2024-03-26 03:18:51+00:00,[],None
37,https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay.git,2016-05-03 08:20:11+00:00,Example Codes for Snorkeling in Verilog Bay,6,ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay,57953163,Verilog,Example-Codes-for-Snorkeling-in-Verilog-Bay,3323,14,2024-03-08 11:13:00+00:00,[],None
38,https://github.com/ameyk1/Fast-Fourier-Transform.git,2016-05-26 15:23:14+00:00,16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbenches in the simulation and compared with Matlab generated output. ,6,ameyk1/Fast-Fourier-Transform,59761218,Verilog,Fast-Fourier-Transform,40,14,2024-03-18 10:41:26+00:00,[],None
39,https://github.com/rossmacarthur/mawg.git,2016-07-19 09:50:04+00:00,Modulation and Arbitrary Waveform Generator,2,rossmacarthur/mawg,63682045,Verilog,mawg,92,13,2023-12-07 12:21:58+00:00,"['fpga', 'verilog', 'nexys4']",https://api.github.com/licenses/apache-2.0
40,https://github.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS.git,2016-07-02 16:10:34+00:00,,15,vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS,62459163,Verilog,High-Speed-FPGA-based-Data-Acquisition-System-100MSPS,26161,13,2024-03-10 11:59:56+00:00,[],None
41,https://github.com/CospanDesign/verilog_ppfifo_demo.git,2016-05-02 16:09:28+00:00,Simple demo showing how to use the ping pong FIFO,4,CospanDesign/verilog_ppfifo_demo,57902710,Verilog,verilog_ppfifo_demo,11,13,2024-04-11 12:02:48+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/defano/digital-design.git,2016-08-21 17:19:07+00:00,An introduction to integrated circuit design with Verilog and the Papilio Pro development board.,6,defano/digital-design,66210945,Verilog,digital-design,23521,13,2023-09-25 23:21:43+00:00,"['verilog', 'papilio', 'papilio-hardware', 'papilio-board', 'xilinx', 'digital-design']",https://api.github.com/licenses/mit
43,https://github.com/sayden/verilog-tutorials.git,2016-05-06 19:18:06+00:00,,1,sayden/verilog-tutorials,58229748,Verilog,verilog-tutorials,2126,13,2024-03-29 03:21:05+00:00,[],None
44,https://github.com/iDoka/GOST-28147-89.git,2016-06-17 13:56:00+00:00,Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher,2,iDoka/GOST-28147-89,61377403,Verilog,GOST-28147-89,35,13,2024-04-11 01:50:50+00:00,"['verilog', 'hdl', 'asic', 'fpga', 'crypto', 'ip-core', 'cipher', 'gost-28147-89', 'magma', 'gost-r34-11-94', 'rfc4357', 'gost-28147', 'rfc5831', 'rfc4490', 's-box', 'rtl', 'xilinx', 'gost-r34-10-2012', 'altera']",https://api.github.com/licenses/mit
45,https://github.com/ellisgl/sap-1-v2-mojo.git,2016-06-15 14:47:19+00:00,SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.,5,ellisgl/sap-1-v2-mojo,61215921,Verilog,sap-1-v2-mojo,28,12,2024-01-04 14:43:27+00:00,"['fpga', 'verilog', 'mojo-fpga-board', 'cpu']",None
46,https://github.com/alexswo/FlappyBird.git,2016-08-13 00:18:56+00:00,Flappy Bird on Verilog,0,alexswo/FlappyBird,65590773,Verilog,FlappyBird,6132,12,2024-03-19 15:04:41+00:00,[],None
47,https://github.com/disaderp/automatic-chainsaw.git,2016-09-06 21:40:06+00:00,A custom 16-bit computer,4,disaderp/automatic-chainsaw,67548791,Verilog,automatic-chainsaw,4240,12,2022-12-26 18:41:14+00:00,"['cpu', 'gpu', 'verilog', 'os', 'custom-computer']",https://api.github.com/licenses/gpl-3.0
48,https://github.com/mrehkopf/n64rgb.git,2016-05-08 16:47:09+00:00,Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes,5,mrehkopf/n64rgb,58321702,Verilog,n64rgb,61,12,2023-10-10 17:24:16+00:00,[],None
49,https://github.com/janrinze/miniatom.git,2016-08-09 10:17:07+00:00,Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard,0,janrinze/miniatom,65285582,Verilog,miniatom,194,11,2020-02-25 19:26:56+00:00,[],None
50,https://github.com/aravinds92/Systolic-Array.git,2016-05-26 18:56:12+00:00,Systolic array based hardware for Image processing on the SPARTAN-6 FPGA,3,aravinds92/Systolic-Array,59775421,Verilog,Systolic-Array,40,11,2023-11-06 18:05:13+00:00,[],None
51,https://github.com/ryeleo/Mips-FPGA.git,2016-05-15 21:29:01+00:00,Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.,2,ryeleo/Mips-FPGA,58885333,Verilog,Mips-FPGA,157,10,2024-02-17 22:30:39+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/KestrelComputer/S64X7.git,2016-08-12 02:40:13+00:00,64-bit MISC Architecture CPU,5,KestrelComputer/S64X7,65517453,Verilog,S64X7,25,10,2021-09-24 10:21:29+00:00,[],https://api.github.com/licenses/mpl-2.0
53,https://github.com/jconenna/FPGA-Projects.git,2016-06-15 23:18:10+00:00,"Projects I have worked on, and possibly wrote a blog post about.",7,jconenna/FPGA-Projects,61247295,Verilog,FPGA-Projects,49,10,2022-05-02 20:58:56+00:00,[],None
54,https://github.com/bnossum/uart_ice40.git,2016-05-25 04:25:30+00:00,Minimal uart for small iCE40 Lattice FPGAs. 8N1. 32 or 34 logicCells,4,bnossum/uart_ice40,59630608,Verilog,uart_ice40,1479,10,2023-02-06 11:22:10+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/jhol/hunter-fan-controller.git,2016-06-26 05:19:59+00:00,An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company,2,jhol/hunter-fan-controller,61974874,Verilog,hunter-fan-controller,14,10,2019-05-12 01:51:49+00:00,[],None
56,https://github.com/marsohod4you/FPGA_FM_transmitter.git,2016-05-16 05:53:47+00:00,Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.,6,marsohod4you/FPGA_FM_transmitter,58907193,Verilog,FPGA_FM_transmitter,1897,10,2021-11-07 15:32:14+00:00,[],None
57,https://github.com/ml5713/Verilog-Matrix-multiply-vector.git,2016-07-02 21:05:14+00:00,,2,ml5713/Verilog-Matrix-multiply-vector,62469698,Verilog,Verilog-Matrix-multiply-vector,23,10,2024-04-03 07:59:33+00:00,[],None
58,https://github.com/kactus2/pulpinoexperiment.git,2016-08-04 10:19:14+00:00,IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino,2,kactus2/pulpinoexperiment,64925245,Verilog,pulpinoexperiment,1101,9,2023-07-23 09:29:46+00:00,"['pulpino', 'risc-v', 'ip-xact', 'example-project']",
59,https://github.com/FPGAwars/toolchain-iverilog.git,2016-07-13 06:57:39+00:00,":seedling: Icarus Verilog pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS",6,FPGAwars/toolchain-iverilog,63222366,Verilog,toolchain-iverilog,60,9,2023-09-25 14:25:32+00:00,"['icarus-verilog', 'apio', 'toolchain', 'platformio']",https://api.github.com/licenses/gpl-3.0
60,https://github.com/AloriumTechnology/XLR8Core.git,2016-06-07 22:04:54+00:00,OpenXLR8 Core components allow users to integrate their own designs into XLR8 platform,2,AloriumTechnology/XLR8Core,60649626,Verilog,XLR8Core,235506,9,2024-01-01 13:29:09+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/Rajandeep/RSA-CRYPTOSYSTEM-using-verilog.git,2016-08-26 15:18:16+00:00,,5,Rajandeep/RSA-CRYPTOSYSTEM-using-verilog,66657784,Verilog,RSA-CRYPTOSYSTEM-using-verilog,136,9,2024-01-05 03:50:21+00:00,[],None
62,https://github.com/guevaracodina/ssoct.git,2016-06-17 18:49:52+00:00,Swept Source Optical Coherence Tomography,4,guevaracodina/ssoct,61395467,Verilog,ssoct,140506,9,2024-02-08 05:57:12+00:00,[],https://api.github.com/licenses/gpl-3.0
63,https://github.com/abcdabcd987/toy-cpu.git,2016-08-21 12:22:43+00:00,,2,abcdabcd987/toy-cpu,66197475,Verilog,toy-cpu,2536,9,2021-12-27 10:52:34+00:00,[],None
64,https://github.com/crboth/AWGN_Generator.git,2016-08-29 19:34:26+00:00,FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method,3,crboth/AWGN_Generator,66874469,Verilog,AWGN_Generator,6361,9,2024-03-17 06:31:57+00:00,[],None
65,https://github.com/Apingis/ztex-descrypt.git,2016-07-31 20:58:15+00:00,crypt(3) Standard DES password cracker for Ztex 1.15y FPGA board,6,Apingis/ztex-descrypt,64614867,Verilog,ztex-descrypt,1471,9,2021-08-16 06:28:18+00:00,[],None
66,https://github.com/iDoka/GOST-R34.12-2015.git,2016-06-17 13:54:26+00:00,Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher. ,2,iDoka/GOST-R34.12-2015,61377283,Verilog,GOST-R34.12-2015,14,9,2024-04-11 01:50:50+00:00,"['verilog', 'hdl', 'asic', 'fpga', 'crypto', 'ip-core', 'cipher', 'gost-r34-12-2015', 'kuznyechik', 'grasshopper', 'rfc7801', 's-box', 'rtl', 'xilinx', 'altera']",https://api.github.com/licenses/mit
67,https://github.com/slankdev/nic.git,2016-09-04 05:14:44+00:00,Network Interface Controller,1,slankdev/nic,67326983,Verilog,nic,376,8,2023-02-16 00:28:51+00:00,[],None
68,https://github.com/secworks/ChaCha20-Poly1305.git,2016-06-23 13:05:32+00:00,Hardware implementation of the ChaCha20-Poly1305 AEAD construction,1,secworks/ChaCha20-Poly1305,61805757,Verilog,ChaCha20-Poly1305,172,8,2023-06-21 05:59:04+00:00,[],https://api.github.com/licenses/bsd-2-clause
69,https://github.com/aravinds92/Cache-Controller.git,2016-06-10 17:36:44+00:00,Cache controller based on verilog with cache coherence for two processors,1,aravinds92/Cache-Controller,60865815,Verilog,Cache-Controller,37,8,2024-03-25 08:23:12+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/AloriumTechnology/XLR8BuildTemplate.git,2016-06-07 22:07:23+00:00,Template used to create XLR8Build directory for OpenXLR8 designs,3,AloriumTechnology/XLR8BuildTemplate,60649759,Verilog,XLR8BuildTemplate,93,8,2024-01-01 13:43:16+00:00,[],https://api.github.com/licenses/mit
71,https://github.com/legendlc/openMips.git,2016-06-05 15:41:59+00:00,Make a simple RISC CPU according to 《自己动手写CPU》 ,0,legendlc/openMips,60467521,Verilog,openMips,70,8,2022-01-05 12:55:31+00:00,[],None
72,https://github.com/FuzzyLogic/Trivium.git,2016-05-08 19:41:28+00:00,A Verilog implementation of the Trivium stream cipher,2,FuzzyLogic/Trivium,58328145,Verilog,Trivium,69,7,2024-01-19 12:04:13+00:00,[],https://api.github.com/licenses/lgpl-3.0
73,https://github.com/eugenelet/SIFT_Hardware.git,2016-08-31 04:40:12+00:00,,1,eugenelet/SIFT_Hardware,67003854,Verilog,SIFT_Hardware,15649,7,2023-12-10 15:23:45+00:00,[],None
74,https://github.com/secworks/6502.git,2016-06-15 06:48:52+00:00,Verilog implementation of a MOS6502 compatible CPU core.,2,secworks/6502,61184376,Verilog,6502,56,7,2022-07-02 09:20:17+00:00,[],https://api.github.com/licenses/bsd-2-clause
75,https://github.com/baseli/RS-485.git,2016-05-18 08:51:36+00:00,verilog实现RS-485接口,2,baseli/RS-485,59098504,Verilog,RS-485,5793,7,2024-01-12 07:33:59+00:00,[],None
76,https://github.com/hanchenye/FPGA-tetris.git,2016-06-05 18:35:22+00:00,tetris game on FPGA,3,hanchenye/FPGA-tetris,60474854,Verilog,FPGA-tetris,14,7,2023-05-08 00:28:44+00:00,[],None
77,https://github.com/hossamfadeel/Verilog-Based-NoC-Simulator.git,2016-05-04 02:03:49+00:00,Verilog-Based-NoC-Simulator,3,hossamfadeel/Verilog-Based-NoC-Simulator,58015331,Verilog,Verilog-Based-NoC-Simulator,47,7,2024-03-12 03:12:03+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/yugr/primogen.git,2016-07-09 20:35:58+00:00,A toy prime number generator in Verilog,1,yugr/primogen,62968106,Verilog,primogen,95,7,2022-05-17 11:30:43+00:00,"['ice40', 'lattice', 'fpga']",https://api.github.com/licenses/mit
79,https://github.com/BigEd/beeb816.git,2016-06-02 11:00:59+00:00,"65816 upgrade for BBC Micro, including lots of fast RAM (see also boot816)",5,BigEd/beeb816,60257080,Verilog,beeb816,1944,7,2023-05-14 19:02:54+00:00,[],https://api.github.com/licenses/lgpl-2.1
80,https://github.com/rishikanthc/Digital-System-Design-and-Generation.git,2016-04-27 01:22:15+00:00,Digital System Design and Generation - System Verilog Projects,6,rishikanthc/Digital-System-Design-and-Generation,57173368,Verilog,Digital-System-Design-and-Generation,11428,7,2024-04-08 02:19:56+00:00,[],None
81,https://github.com/BrettRD/CANdecoder.git,2016-09-07 14:45:27+00:00,,0,BrettRD/CANdecoder,67616016,Verilog,CANdecoder,35,6,2022-07-21 09:10:00+00:00,[],None
82,https://github.com/hakehuang/pycpld.git,2016-06-09 13:51:19+00:00,CPLD program integrated by python script,4,hakehuang/pycpld,60778468,Verilog,pycpld,1879,6,2022-11-14 18:04:52+00:00,[],https://api.github.com/licenses/mit
83,https://github.com/olgirard/opengfx430.git,2016-08-03 19:58:24+00:00,The openGFX430 is a synthesizable Graphic controller written in Verilog and tailored for the openMSP430 core.,3,olgirard/opengfx430,64875255,Verilog,opengfx430,3349,6,2024-01-03 00:55:23+00:00,[],https://api.github.com/licenses/bsd-3-clause
84,https://github.com/RISCV-on-Microsemi-FPGA/M2S150-Advanced-Dev-Kit.git,2016-07-31 12:59:50+00:00,SmartFusion2 M2S150 Advanced Development Kit sample RISC-V Libero project(s),7,RISCV-on-Microsemi-FPGA/M2S150-Advanced-Dev-Kit,64593980,Verilog,M2S150-Advanced-Dev-Kit,210852,6,2023-12-12 08:01:55+00:00,[],None
85,https://github.com/EMDCYY/Laser-Measurement-with-FFT-on-FPGA.git,2016-06-16 13:28:23+00:00,Xilinx Spartan 3E & VHDL - Phase rangefiner / Abstract distance measurement with FFT on FPGA,2,EMDCYY/Laser-Measurement-with-FFT-on-FPGA,61295697,Verilog,Laser-Measurement-with-FFT-on-FPGA,83030,5,2023-11-30 03:42:59+00:00,[],None
86,https://github.com/mlmitch/Hardware-Based_ADMM-LP_Decoding.git,2016-06-09 20:40:53+00:00,Source code for my master's thesis on hardware-based Linear Program (LP) decoding with the Alternating Direction Method of Multipliers (ADMM).,3,mlmitch/Hardware-Based_ADMM-LP_Decoding,60805597,Verilog,Hardware-Based_ADMM-LP_Decoding,59,5,2023-07-31 02:39:49+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/aleek/nexi.git,2016-05-12 14:46:04+00:00,m68k based System on Chip,0,aleek/nexi,58650282,Verilog,nexi,909,5,2021-10-04 15:55:07+00:00,[],
88,https://github.com/ottobonn/fpga-music-visualizer.git,2016-05-11 20:10:37+00:00,"Final Project for EE109, Travis Geis & Axel Sly",5,ottobonn/fpga-music-visualizer,58577301,Verilog,fpga-music-visualizer,4719,5,2023-10-23 10:20:12+00:00,[],None
89,https://github.com/AmeerAbdelhadi/cell-based_mixed_fifo.flow.git,2016-08-24 00:38:37+00:00,This package includes a complete design framework for mixed asp* asynchronous and clocked synchronous cell-based FIFOs,4,AmeerAbdelhadi/cell-based_mixed_fifo.flow,66414692,Verilog,cell-based_mixed_fifo.flow,55,5,2021-12-20 20:21:22+00:00,[],None
90,https://github.com/satputeaditya/Hardware-based-bitonic-sort.git,2016-07-16 09:40:18+00:00,Verilog code for Bitonic sorting,3,satputeaditya/Hardware-based-bitonic-sort,63476202,Verilog,Hardware-based-bitonic-sort,3,5,2024-01-09 10:27:13+00:00,[],None
91,https://github.com/yeby97/Signal_Generator_based_on_FPGA.git,2016-04-29 12:47:52+00:00,A very simple sine/AM/FM/ASK/FSK signal generator using DDS based on FPGA,2,yeby97/Signal_Generator_based_on_FPGA,57383425,Verilog,Signal_Generator_based_on_FPGA,152,5,2024-02-26 01:34:26+00:00,[],https://api.github.com/licenses/gpl-2.0
92,https://github.com/Jamnam/AWGN.git,2016-07-25 19:55:49+00:00,The AWGN excercise from Texas LDPC,0,Jamnam/AWGN,64163715,Verilog,AWGN,67,5,2023-04-12 14:32:23+00:00,[],None
93,https://github.com/infiniteNOP/ntsc_gen.git,2016-06-21 12:07:51+00:00,A trivial black & white NTSC signal generator written in verilog.,2,infiniteNOP/ntsc_gen,61630884,Verilog,ntsc_gen,18,5,2023-08-17 21:02:59+00:00,[],https://api.github.com/licenses/gpl-3.0
94,https://github.com/DexWen/NVM-Flash-Memory-Channel-Simulation.git,2016-07-20 07:06:02+00:00,NVM Flash Memory Channel Simulation/ISE MATLAB Modelsim,1,DexWen/NVM-Flash-Memory-Channel-Simulation,63758783,Verilog,NVM-Flash-Memory-Channel-Simulation,6184,4,2022-06-06 06:44:58+00:00,[],None
95,https://github.com/matlinsas/LDPC_Dec.git,2016-08-19 04:22:28+00:00,,3,matlinsas/LDPC_Dec,66052339,Verilog,LDPC_Dec,377,4,2023-05-23 10:52:25+00:00,[],None
96,https://github.com/nikkatsa7/petalinux_gray_polling.git,2016-07-26 07:58:16+00:00,,2,nikkatsa7/petalinux_gray_polling,64201951,Verilog,petalinux_gray_polling,22986,4,2022-04-21 00:15:25+00:00,[],None
97,https://github.com/zhijian-liu/mips-cpu.git,2016-09-06 08:39:57+00:00,A toy CPU with five-stage MIPS pipeline,0,zhijian-liu/mips-cpu,67490021,Verilog,mips-cpu,4894,4,2023-05-31 00:00:57+00:00,"['pipeline-cpu', 'verilog-hdl', 'mips-instructions']",https://api.github.com/licenses/mit
98,https://github.com/RowitZou/Pipelined_CPU.git,2016-05-27 02:41:22+00:00,This is a simple pipelined CPU written in Verilog.,1,RowitZou/Pipelined_CPU,59798586,Verilog,Pipelined_CPU,18,4,2020-11-16 09:44:27+00:00,[],None
99,https://github.com/pavmeh/fpga-speech-recognition.git,2016-06-07 23:20:56+00:00,,2,pavmeh/fpga-speech-recognition,60653213,Verilog,fpga-speech-recognition,113197,4,2022-07-30 18:51:48+00:00,[],None
100,https://github.com/AloriumTechnology/XLR8Pong.git,2016-07-12 16:38:44+00:00,A FPGA implementation of the Pong Game using Alorium Technology's OpenXLR8 design methodology,2,AloriumTechnology/XLR8Pong,63175031,Verilog,XLR8Pong,39,4,2022-01-28 03:47:52+00:00,[],https://api.github.com/licenses/lgpl-3.0
101,https://github.com/jcherianucla/UCLA-CS-M152A.git,2016-06-07 10:45:27+00:00,"These are my solutions to the labs and final project for CSM152A - Digital Design Lab as taught by Professor Potkonjak and TA Babak Moatamed. These labs were created with the help of my lab partner Kevin Xu. Feel free to use this code as inspiration/guidance, but copying directly from this will be at your own risk!",3,jcherianucla/UCLA-CS-M152A,60605604,Verilog,UCLA-CS-M152A,13873,4,2024-02-21 20:42:12+00:00,[],None
102,https://github.com/YurongYou/MIPS-CPU-Test-Cases.git,2016-08-27 19:31:03+00:00,"A collections of test cases for MIPS CPU project of the course Computer Architecture, ACM honoured class, SJTU.",1,YurongYou/MIPS-CPU-Test-Cases,66731914,Verilog,MIPS-CPU-Test-Cases,3939,4,2023-09-26 09:54:10+00:00,[],None
103,https://github.com/andykarpov/nes-u16.git,2016-06-14 15:55:24+00:00,FPGA NES for Reverse-U16 board,1,andykarpov/nes-u16,61136141,Verilog,nes-u16,11411,4,2022-06-06 02:21:49+00:00,[],None
104,https://github.com/RISCV-on-Microsemi-FPGA/M2S090-Security-Eval-Kit.git,2016-07-31 20:39:26+00:00,SmartFusion2  Security Evaluation Kit sample RISC-V Libero project(s),5,RISCV-on-Microsemi-FPGA/M2S090-Security-Eval-Kit,64614211,Verilog,M2S090-Security-Eval-Kit,190792,4,2023-06-30 07:59:45+00:00,[],None
105,https://github.com/aabzel/FIFO-On-SRAM.git,2016-07-01 20:08:40+00:00,Verilog HDL,0,aabzel/FIFO-On-SRAM,62417224,Verilog,FIFO-On-SRAM,52,4,2023-09-26 01:38:20+00:00,[],None
106,https://github.com/zhzdeng/Multicycle-CPU.git,2016-05-04 10:33:37+00:00,multicycle cpu,1,zhzdeng/Multicycle-CPU,58043981,Verilog,Multicycle-CPU,1619,4,2019-10-10 00:54:37+00:00,[],None
107,https://github.com/davidgfnet/fpga-hash-bruteforcer.git,2016-05-02 22:43:11+00:00,MD5 bruteforcer for FPGA devices,1,davidgfnet/fpga-hash-bruteforcer,57925847,Verilog,fpga-hash-bruteforcer,5535,4,2022-10-13 15:00:31+00:00,[],None
108,https://github.com/whaaswijk/libmajesty.git,2016-08-04 19:07:09+00:00,Library for Logic Synthesis and Optimization,1,whaaswijk/libmajesty,64960369,Verilog,libmajesty,4339,4,2022-03-23 13:41:52+00:00,[],None
109,https://github.com/pyIonControl/IonControl-firmware.git,2016-07-30 21:44:01+00:00,Sources of the firmware running on the Xilinx FPGA used in the IonControl project,3,pyIonControl/IonControl-firmware,64565291,Verilog,IonControl-firmware,403,4,2020-10-11 17:14:01+00:00,[],https://api.github.com/licenses/gpl-3.0
110,https://github.com/andykarpov/tsconf-u16.git,2016-06-14 20:03:45+00:00,TS-Conf for Reverse-U16 board,1,andykarpov/tsconf-u16,61152160,Verilog,tsconf-u16,11490,4,2022-06-06 02:20:30+00:00,[],None
111,https://github.com/wuerges/iccad2016uffs.git,2016-05-02 11:53:49+00:00,,5,wuerges/iccad2016uffs,57886838,Verilog,iccad2016uffs,11695,4,2024-03-17 08:55:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
112,https://github.com/apoorvsgaur/sd-usb-interface-system-verilog.git,2016-08-23 16:46:53+00:00,,0,apoorvsgaur/sd-usb-interface-system-verilog,66385451,Verilog,sd-usb-interface-system-verilog,7299,3,2023-03-16 11:23:50+00:00,[],None
113,https://github.com/ethlogic/ddosemu.git,2016-08-12 08:32:43+00:00,,1,ethlogic/ddosemu,65537293,Verilog,ddosemu,375,3,2019-07-09 20:58:07+00:00,[],None
114,https://github.com/ankistein/32bit_RISC_processor-BETA.git,2016-06-19 10:54:13+00:00,"The BETA ISA was proposed by MIT, USA for RISC processor. This project is full synthesizable HDL model of ABETA processor based on BETA ISA.",1,ankistein/32bit_RISC_processor-BETA,61475903,Verilog,32bit_RISC_processor-BETA,14,3,2018-11-30 09:49:45+00:00,[],None
115,https://github.com/hanshuizhizi/fpga-sinc3.git,2016-08-02 16:47:34+00:00,this repository is for test only ,0,hanshuizhizi/fpga-sinc3,64774849,Verilog,fpga-sinc3,37857,3,2022-12-05 06:34:11+00:00,[],None
116,https://github.com/AssemSadek/Intel-8254.git,2016-05-23 10:55:54+00:00,Used Verilog to implement the Intel 8254 programmable interval timer chip.,2,AssemSadek/Intel-8254,59475262,Verilog,Intel-8254,269,3,2021-10-23 17:07:43+00:00,[],None
117,https://github.com/blandfcm/FPGA-Collision-Detection.git,2016-05-16 14:33:51+00:00,FPGA Collision Detection,0,blandfcm/FPGA-Collision-Detection,58939417,Verilog,FPGA-Collision-Detection,970021,3,2023-12-09 11:19:07+00:00,[],None
118,https://github.com/thefinnomenon/midiDecoder.git,2016-08-29 20:05:49+00:00,MIDI decoder in Verilog & C,0,thefinnomenon/midiDecoder,66876587,Verilog,midiDecoder,6,3,2024-02-12 21:04:06+00:00,[],None
119,https://github.com/tdonnelly92/FPGA_Interpolation.git,2016-04-26 16:57:00+00:00,,0,tdonnelly92/FPGA_Interpolation,57146305,Verilog,FPGA_Interpolation,441,3,2022-05-04 13:26:37+00:00,[],None
120,https://github.com/yanghuan741/FT600Q.git,2016-04-27 06:19:58+00:00,A USB3.0 Bridge Project between pc and FPGA,2,yanghuan741/FT600Q,57188651,Verilog,FT600Q,18,3,2022-09-23 07:46:16+00:00,[],https://api.github.com/licenses/gpl-3.0
121,https://github.com/heydtn/mips-pipeline.git,2016-06-07 21:56:15+00:00,MIPS Processor pipeline written in verilog,0,heydtn/mips-pipeline,60649197,Verilog,mips-pipeline,15,3,2019-12-04 23:03:36+00:00,[],None
122,https://github.com/Anplus/Circular_Interpolation_FPGA.git,2016-07-10 07:53:00+00:00,,1,Anplus/Circular_Interpolation_FPGA,62988243,Verilog,Circular_Interpolation_FPGA,1561,3,2023-02-25 13:17:54+00:00,[],None
123,https://github.com/Mavrikant/IYTE-EE342-Lab-2016.git,2016-08-11 06:19:10+00:00,EE342 (Digital System Design) Labworks,0,Mavrikant/IYTE-EE342-Lab-2016,65443884,Verilog,IYTE-EE342-Lab-2016,672,3,2023-04-15 20:11:37+00:00,[],https://api.github.com/licenses/gpl-3.0
124,https://github.com/vermouth1992/hw_acc_convNet.git,2016-06-09 05:40:29+00:00,Hardware acceleration of Convolutional Neural Network,2,vermouth1992/hw_acc_convNet,60752319,Verilog,hw_acc_convNet,1850,3,2024-03-29 10:40:06+00:00,[],https://api.github.com/licenses/gpl-3.0
125,https://github.com/prashish14/Design-of-Video-Motion-Estimator-.git,2016-05-24 07:57:30+00:00,Verilog code of Video motion Estimator ,1,prashish14/Design-of-Video-Motion-Estimator-,59552442,Verilog,Design-of-Video-Motion-Estimator-,2,3,2022-05-31 21:37:33+00:00,[],None
126,https://github.com/rakeshkadamati/MIPS-32-Bit-Verilog.git,2016-04-25 20:01:58+00:00,32-Bit MIPS processor implemented in Verilog for CS 4341 - Digital Logic and Computer Design.,4,rakeshkadamati/MIPS-32-Bit-Verilog,57072550,Verilog,MIPS-32-Bit-Verilog,71,3,2022-05-26 15:24:38+00:00,[],https://api.github.com/licenses/mit
127,https://github.com/ntustm/cml-openflow.git,2016-06-17 02:44:57+00:00,OpenFlow Switch Based on NetFPGA-CML,1,ntustm/cml-openflow,61340648,Verilog,cml-openflow,4749,3,2022-07-25 19:26:40+00:00,[],None
128,https://github.com/kaushiikbaskaran/simple_microprocessor.git,2016-06-16 17:25:14+00:00,"This project involves implementation of a simple RISC microprocessor capable of handling 4 instructions namely ADD - arithmetic operation, BR - branch instructions, LDW & STW - memory operations. The implementation involves a pipelined simplescalar processor with 5 stages namely: Instruction fetch, Instruction decode and operand fetch, Execute, Memory and Write-back operations. Pipeline registers are used to transfer the pipeline information between stages and constructed 8 16-bit registers, 16-bit Program counter, 3-bit Conditional register and 256 byte memory. The ISA is fixed length and consists of 16-bit opcodes. ",0,kaushiikbaskaran/simple_microprocessor,61312788,Verilog,simple_microprocessor,1047,3,2024-01-14 14:25:20+00:00,[],None
129,https://github.com/yogurt1231/my_verilog_ip.git,2016-05-16 03:01:09+00:00,some fpga ip core create by me.,2,yogurt1231/my_verilog_ip,58899353,Verilog,my_verilog_ip,4684,3,2017-09-27 06:58:03+00:00,[],None
130,https://github.com/embecosm/aap-verilog.git,2016-08-09 13:09:56+00:00,Verilog implementation of AAP,1,embecosm/aap-verilog,65295881,Verilog,aap-verilog,48488,3,2019-06-25 16:21:05+00:00,[],None
131,https://github.com/samprager/k7_dds_dma_ddr3_base.git,2016-05-20 06:13:45+00:00,,2,samprager/k7_dds_dma_ddr3_base,59269683,Verilog,k7_dds_dma_ddr3_base,23674,3,2022-04-25 07:16:08+00:00,[],None
132,https://github.com/andykarpov/rk86-u16.git,2016-06-14 21:22:20+00:00,FPGA Radio-86RK for Reverse-U16 board,1,andykarpov/rk86-u16,61156580,Verilog,rk86-u16,3093,3,2022-06-06 02:22:05+00:00,[],https://api.github.com/licenses/bsd-2-clause
133,https://github.com/jjohnson5253/8bitCPU.git,2016-06-29 02:27:02+00:00,An 8-bit CPU implemented in Verilog HDL,0,jjohnson5253/8bitCPU,62189012,Verilog,8bitCPU,12813,2,2023-01-02 01:22:26+00:00,[],None
134,https://github.com/PSOCER/de2i150_warmup1.git,2016-04-27 16:36:46+00:00,,1,PSOCER/de2i150_warmup1,57229311,Verilog,de2i150_warmup1,11007,2,2018-03-30 03:47:43+00:00,[],None
135,https://github.com/PSOCER/de2i150_AHB_demo.git,2016-04-28 16:34:11+00:00,,1,PSOCER/de2i150_AHB_demo,57317999,Verilog,de2i150_AHB_demo,57067,2,2020-09-21 12:51:24+00:00,[],None
136,https://github.com/takagi/cpu.git,2016-05-16 01:35:47+00:00,An experimental CPU implementation for FPGA in verilog.,0,takagi/cpu,58894662,Verilog,cpu,5,2,2022-10-11 01:32:40+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/cinquemb/EEGaqui_fpga_headstage.git,2016-05-12 20:13:05+00:00,"32 lead aquisition with ice40 fpga's and headstage w/ peripherals (3 axis accellerometer, gyro), targeting for low power consumption (between 1-2V, minus usb), ideally running off of rechargable batteries",3,cinquemb/EEGaqui_fpga_headstage,58673478,Verilog,EEGaqui_fpga_headstage,24328,2,2023-12-20 01:31:08+00:00,[],None
138,https://github.com/SCN3/MIPS-CPU-on-FPGA-V4.git,2016-06-19 05:37:07+00:00,Implementing interruption on our MIPS CPU,1,SCN3/MIPS-CPU-on-FPGA-V4,61466218,Verilog,MIPS-CPU-on-FPGA-V4,5965,2,2021-01-20 07:37:46+00:00,[],None
139,https://github.com/BrooksEE/N25Q.git,2016-06-29 22:18:45+00:00,Micron N25Q,1,BrooksEE/N25Q,62261590,Verilog,N25Q,115,2,2023-12-19 09:54:53+00:00,[],None
140,https://github.com/srichandra/fast-division.git,2016-05-31 09:40:45+00:00,"Verilog code for Fast division of two unsigned 8-bit integers. Result is in fixed <16,8> representation.",1,srichandra/fast-division,60077061,Verilog,fast-division,3,2,2019-03-31 21:50:39+00:00,[],None
141,https://github.com/hsp86/logic_analysis.git,2016-05-23 13:41:57+00:00,本工程用FPGA和python实现一个简单的8路输入逻辑分析仪,2,hsp86/logic_analysis,59486057,Verilog,logic_analysis,49,2,2021-11-26 16:01:17+00:00,[],None
142,https://github.com/d16-processor/d16.git,2016-06-17 21:18:56+00:00,A simple-ish 16 bit cpu in Verilog,0,d16-processor/d16,61402953,Verilog,d16,1908,2,2021-06-29 19:49:17+00:00,['cpu'],https://api.github.com/licenses/mit
143,https://github.com/vasinwr/some_verilog.git,2016-06-30 15:09:59+00:00,verilog code for various applications,1,vasinwr/some_verilog,62320427,Verilog,some_verilog,550,2,2021-11-25 06:15:21+00:00,[],None
144,https://github.com/nrndda/OISC.git,2016-08-30 08:57:15+00:00,One Instruction Set Computer (Move),0,nrndda/OISC,66924076,Verilog,OISC,10,2,2020-09-25 21:54:21+00:00,[],None
145,https://github.com/monotone-RK/Parallel_Merge_Tree.git,2016-09-07 20:14:00+00:00,A parallel merge tree proposed in FCCM2016,0,monotone-RK/Parallel_Merge_Tree,67640084,Verilog,Parallel_Merge_Tree,21,2,2021-12-29 15:40:38+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/satputeaditya/Parametric_barrel_shifter.git,2016-07-20 05:38:18+00:00,,1,satputeaditya/Parametric_barrel_shifter,63753325,Verilog,Parametric_barrel_shifter,2,2,2018-12-10 23:03:44+00:00,[],https://api.github.com/licenses/mit
147,https://github.com/Bitadr/SSketch.git,2016-07-09 03:36:17+00:00,This repository provides an API for SSketch framework. SSketch can be used as a generic framework for Streaming Sketch-based Analysis of Big Data on FPGA.,1,Bitadr/SSketch,62930424,Verilog,SSketch,87687,2,2019-08-27 03:00:36+00:00,"['verilog', 'fpga', 'streaming-based-data-analysis', 'big-data-analytics', 'densely-correlated-data', 'omp']",None
148,https://github.com/Linglingyu/turbo.git,2016-07-18 10:40:11+00:00,turbo_decoder的RTL代码,2,Linglingyu/turbo,63594132,Verilog,turbo,21,2,2022-04-16 23:45:20+00:00,[],None
149,https://github.com/hdlguy/axi_sim.git,2016-05-26 02:46:22+00:00,just some files that show one simple way to simulate some axi cycles.,0,hdlguy/axi_sim,59714257,Verilog,axi_sim,24,2,2021-05-12 20:51:03+00:00,"['verilog', 'axi', 'simulation-digital']",None
150,https://github.com/shivamkundan/MIPS_CPU.git,2016-05-17 04:00:18+00:00,Implementation of a MIPS CPU using Verilog.,0,shivamkundan/MIPS_CPU,58989155,Verilog,MIPS_CPU,584,2,2024-02-08 18:33:58+00:00,"['mips', 'mips-architecture', 'mips-assembly', 'mips32', 'verilog', 'cadence-virtuoso', 'synopsys']",None
151,https://github.com/darrylring/SDRdrum.git,2016-07-11 00:25:22+00:00,SDR implementation of the Radio Drum: a 3D gestural capacitive sensing system,1,darrylring/SDRdrum,63024680,Verilog,SDRdrum,13413,2,2023-08-04 18:22:44+00:00,"['sdr', 'fpga', 'gesture', 'music']",https://api.github.com/licenses/gpl-3.0
152,https://github.com/jrrk2/greth_library.git,2016-08-09 10:18:08+00:00,A debugging transport based on greth 10/100Mbit and riscv_vhdl,2,jrrk2/greth_library,65285646,Verilog,greth_library,2749,2,2023-12-24 23:27:23+00:00,[],https://api.github.com/licenses/bsd-2-clause
153,https://github.com/harsha1304/Directory-based-cache.git,2016-05-10 17:43:00+00:00,This repository contains a synthesizable Verilog code for L1 cache and Directory +L2 cache. The project is done as part of the course work VLSI Design Laboratory at University of Minnesota - Twin cities ,6,harsha1304/Directory-based-cache,58481744,Verilog,Directory-based-cache,29,2,2022-06-09 09:13:09+00:00,[],None
154,https://github.com/suhas18/8b10b.git,2016-06-24 00:56:39+00:00,verilog project ,1,suhas18/8b10b,61846410,Verilog,8b10b,8,2,2021-11-20 03:10:56+00:00,[],None
155,https://github.com/YurongYou/MIPS_CPU.git,2016-08-23 15:58:43+00:00,"Implement a CPU which supports a subset of MIPS operations using Verilog HDL for MS108 (Computer Architecture), ACM Class, SJTU.",0,YurongYou/MIPS_CPU,66381816,Verilog,MIPS_CPU,4105,2,2023-06-29 23:12:14+00:00,[],https://api.github.com/licenses/mpl-2.0
156,https://github.com/flopezmontero/Floating-Point-Unit.git,2016-07-01 14:39:33+00:00,DCILab's Floating Point Unit,2,flopezmontero/Floating-Point-Unit,62399302,Verilog,Floating-Point-Unit,26663,2,2019-06-25 08:22:29+00:00,[],None
157,https://github.com/1N4148/Kedei.git,2016-06-30 10:03:15+00:00,,0,1N4148/Kedei,62300673,Verilog,Kedei,1730,2,2017-01-08 09:05:08+00:00,[],None
158,https://github.com/MrAta/NOC.git,2016-08-03 06:09:38+00:00,Network on Chip implementation in verilog,0,MrAta/NOC,64819915,Verilog,NOC,253,2,2023-02-24 19:10:37+00:00,[],None
159,https://github.com/mh-keshavarz/mips_superscalar.git,2016-06-08 04:04:05+00:00,a superscalar implementation of a subset of MIPS instruction set.,0,mh-keshavarz/mips_superscalar,60667233,Verilog,mips_superscalar,19,2,2021-10-25 16:48:10+00:00,[],None
160,https://github.com/aakarsh/fpga-tools.git,2016-06-08 04:34:57+00:00,,0,aakarsh/fpga-tools,60668543,Verilog,fpga-tools,16105,2,2023-05-08 12:51:08+00:00,[],None
161,https://github.com/embprg2000/FPGA_VGA_Controler_Mimas.git,2016-06-28 22:10:32+00:00,VGA controller for mimas development board,0,embprg2000/FPGA_VGA_Controler_Mimas,62177560,Verilog,FPGA_VGA_Controler_Mimas,3156,2,2020-09-06 09:12:19+00:00,[],None
162,https://github.com/rossmacarthur/verilog-utilities.git,2016-05-26 20:26:04+00:00,Various utilities for HDL applications,0,rossmacarthur/verilog-utilities,59781103,Verilog,verilog-utilities,33,2,2023-01-28 07:50:18+00:00,"['fpga', 'verilog', 'vga', 'uart', 'debounce', 'hdl', 'seven-segment']",https://api.github.com/licenses/mit
163,https://github.com/ExperimentalPhysics/Plazmatrone.git,2016-07-13 18:44:53+00:00,,0,ExperimentalPhysics/Plazmatrone,63271125,Verilog,Plazmatrone,1406,2,2016-08-11 16:36:15+00:00,[],None
164,https://github.com/shivarajagopal/ece5760-final.git,2016-06-27 20:43:20+00:00,An FPGA project to take an incoming NTSC signal and output its dominant color to an RGB LED. ,0,shivarajagopal/ece5760-final,62086863,Verilog,ece5760-final,41191,2,2019-01-02 08:50:12+00:00,[],None
165,https://github.com/tajayi/zmmp7100.git,2016-05-28 22:19:02+00:00,Rocket Chip support for Zynq MMP 7Z100 board,0,tajayi/zmmp7100,59916704,Verilog,zmmp7100,11739,2,2018-12-14 21:04:22+00:00,[],None
166,https://github.com/C-L-G/pll_config.git,2016-06-24 02:44:38+00:00,"dynamic configuration for pll ,just altera (PLL动态配置模块，仅适用于 Altera)",0,C-L-G/pll_config,61852001,Verilog,pll_config,11,2,2021-03-09 03:05:42+00:00,[],None
167,https://github.com/marsohod4you/FPGA_game_life.git,2016-04-28 09:48:50+00:00,Implementation of well known old game LIFE in FPGA Altera MAX10. FPGA Board marsohod3.,3,marsohod4you/FPGA_game_life,57290076,Verilog,FPGA_game_life,509,2,2023-10-26 08:32:36+00:00,[],None
168,https://github.com/PSOCER/de2i150_VGA.git,2016-04-28 17:21:50+00:00,,1,PSOCER/de2i150_VGA,57320930,Verilog,de2i150_VGA,62925,2,2018-03-30 03:48:40+00:00,[],None
169,https://github.com/SaarthakA/Digital-Clock.git,2016-05-16 04:51:34+00:00,60 sec clock using up counter,0,SaarthakA/Digital-Clock,58904569,Verilog,Digital-Clock,7,2,2022-11-17 17:34:16+00:00,[],None
170,https://github.com/NustyNUts/lvds.git,2016-07-18 13:36:09+00:00,,0,NustyNUts/lvds,63605875,Verilog,lvds,5,2,2022-06-10 06:03:13+00:00,[],None
171,https://github.com/DanishVaid/1965-Ford-Thunderbird-TailLights-Controller--Verilog-.git,2016-06-03 01:50:41+00:00,A controller circuit for the 1965 Ford Thunderbird using Verilog code. This project was done with accordance to a lab I had in my ECE 152A Digital Design Principle’s class.,1,DanishVaid/1965-Ford-Thunderbird-TailLights-Controller--Verilog-,60310066,Verilog,1965-Ford-Thunderbird-TailLights-Controller--Verilog-,813,2,2024-02-10 12:17:34+00:00,[],None
172,https://github.com/EECS150/labs_fa16.git,2016-08-26 16:29:29+00:00,Lab skeleton files and documents for EECS 151/251A Fall 2016. All new labs.,0,EECS150/labs_fa16,66662945,Verilog,labs_fa16,18924,2,2023-01-28 13:18:00+00:00,[],None
173,https://github.com/gaur1616/NLFMPulseCompression.git,2016-06-26 13:40:47+00:00,"Designed a a RADAR transmitter based of Non-Linear Frequency Modulation scheme under desired parameters on a ALTERA DE2i-150 board and verified the output, an oscilloscope is implemented on a VGA monitor using a VGA connector.",1,gaur1616/NLFMPulseCompression,61990624,Verilog,NLFMPulseCompression,6844,2,2018-04-28 02:08:19+00:00,[],None
174,https://github.com/igttgit/Red_Pitaya_GPIO.git,2016-05-04 21:35:13+00:00,This repository contains the IP files for Vivado to control Red Pitaya GPIO,0,igttgit/Red_Pitaya_GPIO,58085508,Verilog,Red_Pitaya_GPIO,4,2,2023-11-17 19:57:10+00:00,[],None
175,https://github.com/dmu2014/Pipelined-Processor-with-Virtual-Memory.git,2016-07-16 20:32:53+00:00,Simple Pipelined processor with precise interrupts in Verilog,0,dmu2014/Pipelined-Processor-with-Virtual-Memory,63501234,Verilog,Pipelined-Processor-with-Virtual-Memory,7,2,2020-11-10 13:00:15+00:00,[],None
176,https://github.com/minngk/COJTkadai1.git,2016-04-23 00:58:44+00:00,,0,minngk/COJTkadai1,56893369,Verilog,COJTkadai1,6,1,2016-04-23 13:25:43+00:00,[],None
177,https://github.com/Pepperfudge/100-mhz-Processor-.git,2016-05-09 13:52:06+00:00,100 Mhz processor written in Verilog for FPGA chip.,0,Pepperfudge/100-mhz-Processor-,58380304,Verilog,100-mhz-Processor-,307,1,2016-05-10 00:46:17+00:00,[],None
178,https://github.com/neungkl/FPGA-hardware-project.git,2016-05-19 04:28:08+00:00,:blue_book: A FPGA hardware board 2110265 Digital Design class project during second years class in Chulalongkorn University.,0,neungkl/FPGA-hardware-project,59173652,Verilog,FPGA-hardware-project,91,1,2022-05-29 19:02:11+00:00,[],None
179,https://github.com/wallclimber21/ep2c5_vjtag.git,2016-09-05 02:04:11+00:00,,1,wallclimber21/ep2c5_vjtag,67380051,Verilog,ep2c5_vjtag,28,1,2018-10-11 10:47:14+00:00,[],None
180,https://github.com/ahmetince/hello-roketsan.git,2016-07-30 14:28:30+00:00,,1,ahmetince/hello-roketsan,64547985,Verilog,hello-roketsan,114,1,2023-09-28 10:35:26+00:00,[],None
181,https://github.com/andykao1213/MIPS-R3000-simulator-singlecycle-verilog-.git,2016-06-20 13:51:46+00:00,,0,andykao1213/MIPS-R3000-simulator-singlecycle-verilog-,61551337,Verilog,MIPS-R3000-simulator-singlecycle-verilog-,22,1,2023-03-07 14:22:39+00:00,[],None
182,https://github.com/hxgu/PUFgen.git,2016-06-14 00:08:05+00:00,,1,hxgu/PUFgen,61078063,Verilog,PUFgen,9,1,2023-04-24 00:08:13+00:00,[],None
183,https://github.com/Gaabe/LAB4.git,2016-07-12 23:33:56+00:00,Trabalhos lab4 2016.1,2,Gaabe/LAB4,63199380,Verilog,LAB4,68031,1,2016-08-09 02:41:55+00:00,[],None
184,https://github.com/LDCMEMBER/DIGITAL.git,2016-07-13 02:16:19+00:00,For digital design.,0,LDCMEMBER/DIGITAL,63206815,Verilog,DIGITAL,3,1,2016-07-13 16:53:29+00:00,[],None
185,https://github.com/BingFull/8255A-Counter.git,2016-05-03 04:57:00+00:00,"A 8255A Timer Counter, Written in Verilog.",0,BingFull/8255A-Counter,57942337,Verilog,8255A-Counter,22,1,2018-11-29 00:22:05+00:00,[],None
186,https://github.com/vishalsg/NIOS-II-processor.git,2016-05-29 21:51:27+00:00,,0,vishalsg/NIOS-II-processor,59965331,Verilog,NIOS-II-processor,562,1,2022-05-20 08:23:33+00:00,[],None
187,https://github.com/naveenvignesh/LCD_controller.git,2016-07-18 02:02:11+00:00,,0,naveenvignesh/LCD_controller,63562631,Verilog,LCD_controller,16895,1,2020-12-17 02:34:02+00:00,[],None
188,https://github.com/ouabache/socgen_CDE.git,2016-09-09 21:59:18+00:00,socgen common design environment,0,ouabache/socgen_CDE,67835377,Verilog,socgen_CDE,41,1,2022-06-12 16:11:43+00:00,[],None
189,https://github.com/zihaochen/CPU.git,2016-08-17 07:15:32+00:00,A 5 stage pipeline CPU on MIPS instruction sets written in Spring 2015.,1,zihaochen/CPU,65884958,Verilog,CPU,142,1,2017-09-16 10:34:02+00:00,[],None
190,https://github.com/C-L-G/public_atom_modules.git,2016-08-12 08:18:08+00:00,通用的公共小模块,1,C-L-G/public_atom_modules,65536248,Verilog,public_atom_modules,21,1,2021-08-08 11:36:43+00:00,[],https://api.github.com/licenses/gpl-3.0
191,https://github.com/rcampos18/Proyecto-Corto-1-Controlador-VGA.git,2016-08-23 16:01:45+00:00,"Diseño Sistemas Digitales, Nexys 3 VGA",0,rcampos18/Proyecto-Corto-1-Controlador-VGA,66382057,Verilog,Proyecto-Corto-1-Controlador-VGA,16,1,2020-06-01 23:40:02+00:00,[],None
192,https://github.com/cillino25/canny_project.git,2016-05-21 14:06:41+00:00,,0,cillino25/canny_project,59363031,Verilog,canny_project,192064,1,2017-04-28 10:05:45+00:00,[],None
193,https://github.com/easydaniel/COLAB4.git,2016-05-26 13:23:24+00:00,,1,easydaniel/COLAB4,59752176,Verilog,COLAB4,2590,1,2016-05-26 13:39:35+00:00,[],None
194,https://github.com/ableda/Multicycle_CPU.git,2016-04-23 00:10:52+00:00,Verilog modules include datapath and control,0,ableda/Multicycle_CPU,56891997,Verilog,Multicycle_CPU,1610,1,2021-08-06 01:50:00+00:00,[],None
195,https://github.com/priyankakappu/Synchronous-arbiter-using-Verilog-HDL.git,2016-07-01 19:13:04+00:00,,1,priyankakappu/Synchronous-arbiter-using-Verilog-HDL,62414667,Verilog,Synchronous-arbiter-using-Verilog-HDL,2,1,2019-04-11 01:46:44+00:00,[],None
196,https://github.com/YeXiaoRain/Digital_Unit_CPU.git,2016-06-14 07:26:08+00:00,【SJTU数字部件】singlecycle cpu / pipeline cpu,0,YeXiaoRain/Digital_Unit_CPU,61101222,Verilog,Digital_Unit_CPU,13459,1,2023-02-08 18:27:30+00:00,[],None
197,https://github.com/chenguanyu96/CSC-258.git,2016-07-09 04:41:47+00:00,This repository is for Computer Organization course. The work in this repository aims to show skills in scripting circuits using Verilog and programming FPGA board.,0,chenguanyu96/CSC-258,62932427,Verilog,CSC-258,18,1,2019-07-11 09:37:17+00:00,"['verilog-hdl', 'multiplexer', 'processor', 'alu']",None
198,https://github.com/ThadeuFerreira/FixedPoint-BlueSpec-PRNG.git,2016-09-01 17:51:47+00:00,This shows how to use fixed point operations from a integer value sub module,0,ThadeuFerreira/FixedPoint-BlueSpec-PRNG,67153681,Verilog,FixedPoint-BlueSpec-PRNG,141,1,2021-06-09 06:34:01+00:00,[],None
199,https://github.com/FPGAHDL/psram_controller.git,2016-07-25 06:27:04+00:00,,1,FPGAHDL/psram_controller,64109227,Verilog,psram_controller,10,1,2018-06-22 01:01:54+00:00,[],None
200,https://github.com/bencorn/Nexys3-Kitchen-Timer.git,2016-05-01 19:11:16+00:00,EC311 final project at Boston University. Full implementation of a kitchen timer in Verilog for Nexys3 100 Mhz FPGA.,0,bencorn/Nexys3-Kitchen-Timer,57755287,Verilog,Nexys3-Kitchen-Timer,11,1,2020-05-16 13:56:56+00:00,[],None
201,https://github.com/JunShongLiu/RISC-Machine.git,2016-05-01 23:16:44+00:00,A simple RISC Machine that is 'turing complete'. Written in Verilog and Implemented on a DE1-SOC through Quartus,1,JunShongLiu/RISC-Machine,57855914,Verilog,RISC-Machine,5,1,2022-10-09 13:15:01+00:00,[],None
202,https://github.com/mbrumlow/mojo_pinger.git,2016-06-17 04:33:30+00:00,Verilog code for the HC-SR04 ping module on a mojo,0,mbrumlow/mojo_pinger,61345766,Verilog,mojo_pinger,16,1,2017-08-13 03:32:51+00:00,[],https://api.github.com/licenses/mit
203,https://github.com/vishalsg/Box-muller-transform-in-Verilog.git,2016-05-26 03:03:35+00:00,,0,vishalsg/Box-muller-transform-in-Verilog,59715311,Verilog,Box-muller-transform-in-Verilog,152,1,2022-05-20 08:22:39+00:00,[],None
204,https://github.com/dirkmo/m68kwb.git,2016-06-20 18:32:17+00:00,Homebrew FPGA computer based on the TG68k CPU core for Altera Cyclone V DE0-CV board,0,dirkmo/m68kwb,61571046,Verilog,m68kwb,12441,1,2018-10-25 13:57:08+00:00,[],None
205,https://github.com/joshuagruenstein/veripong.git,2016-07-11 13:09:31+00:00,A pong implementation written in Verilog.,0,joshuagruenstein/veripong,63068986,Verilog,veripong,5,1,2016-08-12 18:53:27+00:00,[],None
206,https://github.com/shohei/zybo-book.git,2016-07-08 09:14:45+00:00,,0,shohei/zybo-book,62876102,Verilog,zybo-book,1616,1,2022-06-10 01:33:39+00:00,[],None
207,https://github.com/barawn/firmware-surf5.git,2016-05-04 18:21:34+00:00,Firmware for the SURFv5.,0,barawn/firmware-surf5,58074365,Verilog,firmware-surf5,1057,1,2023-11-16 14:34:02+00:00,[],None
208,https://github.com/alaksana96/FPGAGame.git,2016-04-28 18:02:21+00:00,"Object Recognition on a DE0 FPGA for use in a simple game, built using HLS and Verilog as part of a First Year Project",0,alaksana96/FPGAGame,57323257,Verilog,FPGAGame,123303,1,2023-12-05 11:35:30+00:00,[],None
209,https://github.com/oakleyKatt/FPGA-ODE-Collision-Detection.git,2016-07-11 18:53:42+00:00,,0,oakleyKatt/FPGA-ODE-Collision-Detection,63093821,Verilog,FPGA-ODE-Collision-Detection,289583,1,2023-12-09 14:38:19+00:00,[],None
210,https://github.com/ssthouse/BlookKiller.git,2016-06-06 08:47:19+00:00,BlockKiller,0,ssthouse/BlookKiller,60512943,Verilog,BlookKiller,11279,1,2019-01-29 02:28:59+00:00,[],None
211,https://github.com/four0four/achd_avr.git,2016-05-09 19:03:50+00:00,ACHD Spring '16 AVR core implementation,0,four0four/achd_avr,58400934,Verilog,achd_avr,50,1,2021-01-08 05:23:31+00:00,"['verilog', 'computer-architecture', 'avr', 'coursework']",None
212,https://github.com/ssthouse/block_killer.git,2016-06-02 09:33:53+00:00,block_killer,0,ssthouse/block_killer,60251172,Verilog,block_killer,80730,1,2019-01-29 02:29:01+00:00,[],None
213,https://github.com/GroovyGG/CSC258.git,2016-06-28 00:27:30+00:00,,0,GroovyGG/CSC258,62097352,Verilog,CSC258,38,1,2023-03-05 03:27:28+00:00,[],None
214,https://github.com/gaur1616/BFSKModulator_FPGA.git,2016-06-26 13:38:08+00:00,"Designed a BFSK modulator which took a stream of data bits as input and generated a BFSK signal on a ALTERA DE2i-150 board and verified the output, an oscilloscope is implemented on a VGA monitor using a VGA connector.",0,gaur1616/BFSKModulator_FPGA,61990519,Verilog,BFSKModulator_FPGA,748,1,2018-04-28 02:09:03+00:00,[],None
215,https://github.com/b1f6c1c4/AlarmSystem.git,2016-06-29 02:37:56+00:00,,0,b1f6c1c4/AlarmSystem,62189596,Verilog,AlarmSystem,38,1,2023-01-28 20:58:47+00:00,[],None
216,https://github.com/clkwrkunvrs/fpga_old.git,2016-06-20 03:00:55+00:00,Verilog Code,0,clkwrkunvrs/fpga_old,61512940,Verilog,fpga_old,219683,1,2019-08-23 01:37:28+00:00,[],None
217,https://github.com/SaarthakA/Hamming-Device.git,2016-05-16 02:41:19+00:00,Description in Verilog and Test-Bench of Hamming Device,0,SaarthakA/Hamming-Device,58898307,Verilog,Hamming-Device,3,1,2016-05-25 03:05:32+00:00,[],None
218,https://github.com/GreenBard/FPGA-KC705-HDMI-AnalogDevices.git,2016-09-08 09:50:48+00:00,,0,GreenBard/FPGA-KC705-HDMI-AnalogDevices,67690657,Verilog,FPGA-KC705-HDMI-AnalogDevices,4497,1,2022-02-14 14:50:37+00:00,[],
219,https://github.com/jerrylzy/CSM51A.git,2016-08-23 06:47:21+00:00,CS M51A: Logic Design of Digital Systems,0,jerrylzy/CSM51A,66340899,Verilog,CSM51A,1211,1,2019-05-22 01:04:59+00:00,[],None
220,https://github.com/awmiller/tinyproc.git,2016-09-08 13:19:44+00:00,a verilog i2c master IP core,4,awmiller/tinyproc,67704869,Verilog,tinyproc,30,1,2021-01-08 15:47:25+00:00,[],None
221,https://github.com/richlvnsn/tcnj_ic2.git,2016-08-31 13:17:39+00:00,,0,richlvnsn/tcnj_ic2,67039015,Verilog,tcnj_ic2,5887,1,2016-11-17 16:25:34+00:00,[],None
222,https://github.com/sugar10w/fpga_work.git,2016-09-02 03:16:39+00:00,小学期 - FPGA小车代码,1,sugar10w/fpga_work,67186041,Verilog,fpga_work,15,1,2021-05-16 13:23:07+00:00,[],None
223,https://github.com/dukebw/verilog-hdl-palnitkar.git,2016-05-23 20:19:14+00:00,,0,dukebw/verilog-hdl-palnitkar,59515538,Verilog,verilog-hdl-palnitkar,1,1,2016-05-24 19:22:19+00:00,[],None
224,https://github.com/MrwanBaghdad/multiCycle-mips-verilog-.git,2016-06-15 23:36:11+00:00,Attempting to implement a mulit-cycle mips in verilog ,0,MrwanBaghdad/multiCycle-mips-verilog-,61247968,Verilog,multiCycle-mips-verilog-,4,1,2019-08-24 00:57:25+00:00,[],None
225,https://github.com/rishabv90/Asic-Design-Labratory.git,2016-06-21 06:35:27+00:00,This contains the Labs in Verilog code,2,rishabv90/Asic-Design-Labratory,61608550,Verilog,Asic-Design-Labratory,10653,1,2019-11-06 22:39:49+00:00,[],None
226,https://github.com/mrT-F/NetFpgaProcessor.git,2016-05-18 21:10:04+00:00,Verilog Source for an extended network processor based on the NetFPGA Reference Router,1,mrT-F/NetFpgaProcessor,59151440,Verilog,NetFpgaProcessor,959,1,2021-01-19 09:42:38+00:00,[],None
227,https://github.com/allenyin/XEM6310RhythmInterface.git,2016-05-19 18:09:03+00:00,Modifying Intan Rhythm Interface for Opal Kelly XEM6310-LX150. USB3 communication with PC,0,allenyin/XEM6310RhythmInterface,59230457,Verilog,XEM6310RhythmInterface,43797,1,2019-01-06 08:07:53+00:00,[],None
228,https://github.com/igalfsg/ECE337.git,2016-05-19 15:57:45+00:00,,0,igalfsg/ECE337,59221465,Verilog,ECE337,70838,1,2017-09-12 22:01:34+00:00,[],None
229,https://github.com/h-nasiri/DyRact.git,2016-06-12 17:47:23+00:00,Mirror of DyRACT project by Warwick Adaptive and Reconfigurable Computing Lab.,0,h-nasiri/DyRact,60980910,Verilog,DyRact,62211,1,2016-08-26 12:54:43+00:00,[],None
230,https://github.com/gapo/fpga-magnetic-levitation.git,2016-05-23 18:41:47+00:00,This project is a verilog implementation of a FPGA controlled magnetic levitation system.,1,gapo/fpga-magnetic-levitation,59509216,Verilog,fpga-magnetic-levitation,46637,1,2017-03-25 07:22:48+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/tfors/cookiecutter-fpga-max10-devkit-project.git,2016-08-21 20:15:12+00:00,Cookiecutter template to create a Max10 FPGA Dev Kit Project,0,tfors/cookiecutter-fpga-max10-devkit-project,66218725,Verilog,cookiecutter-fpga-max10-devkit-project,6,1,2019-12-26 04:36:57+00:00,[],None
232,https://github.com/jcchen305/Verilog-Sorting-Machine.git,2016-09-01 01:45:41+00:00,,0,jcchen305/Verilog-Sorting-Machine,67088081,Verilog,Verilog-Sorting-Machine,4,1,2019-12-25 04:32:42+00:00,[],None
233,https://github.com/lkwq007/lab16-stop-watch.git,2016-05-20 14:46:40+00:00,,1,lkwq007/lab16-stop-watch,59302513,Verilog,lab16-stop-watch,18,1,2023-09-28 10:34:10+00:00,[],None
234,https://github.com/nhasbun/Spartan3SK-Audio.git,2016-05-11 00:33:09+00:00,Base with ADC and DAC for creating audio projects on Spartan3SK development board.,0,nhasbun/Spartan3SK-Audio,58502203,Verilog,Spartan3SK-Audio,5721,1,2022-05-25 06:21:05+00:00,[],https://api.github.com/licenses/cc0-1.0
235,https://github.com/qubiter/DeSTIN-Verilog.git,2016-05-11 05:33:39+00:00,The Verilog DesCription of DeSTIN Algorithm,1,qubiter/DeSTIN-Verilog,58516873,Verilog,DeSTIN-Verilog,44,1,2018-01-09 22:44:43+00:00,[],None
236,https://github.com/hbzju/Bomb-Man.asm-Organization-2015-2016-SQS.git,2016-07-01 00:13:05+00:00,Computer Organization Project,0,hbzju/Bomb-Man.asm-Organization-2015-2016-SQS,62349986,Verilog,Bomb-Man.asm-Organization-2015-2016-SQS,291,1,2022-08-10 08:25:08+00:00,[],None
237,https://github.com/shohei/papilio-tank.git,2016-05-04 09:06:00+00:00,,0,shohei/papilio-tank,58038240,Verilog,papilio-tank,3058,1,2022-06-10 02:10:22+00:00,[],None
238,https://github.com/ianmalcolm/gridding.git,2016-06-17 09:43:13+00:00,,0,ianmalcolm/gridding,61363333,Verilog,gridding,1144,1,2022-01-14 12:36:09+00:00,[],https://api.github.com/licenses/mit
239,https://github.com/SanjayRai/KCU105_PR_AXIHW_ICAP_PCIe_small_PR.git,2016-08-01 16:47:47+00:00,,1,SanjayRai/KCU105_PR_AXIHW_ICAP_PCIe_small_PR,64684648,Verilog,KCU105_PR_AXIHW_ICAP_PCIe_small_PR,20890,1,2022-01-30 00:17:43+00:00,[],None
240,https://github.com/ngsingh0816/DDR.git,2016-09-08 05:53:30+00:00,Dance Dance Revolution written for the FPGA (SystemVerilog and C++),0,ngsingh0816/DDR,67672904,Verilog,DDR,21985,1,2019-02-24 22:41:56+00:00,[],None
241,https://github.com/adithyareddy1553/Verilog-to-generate-matlab-files.git,2016-07-20 03:10:45+00:00,,0,adithyareddy1553/Verilog-to-generate-matlab-files,63746157,Verilog,Verilog-to-generate-matlab-files,108,1,2016-07-21 22:24:41+00:00,[],None
242,https://github.com/ameyk1/Low-Density-Parity-Check.git,2016-05-27 01:48:34+00:00,,1,ameyk1/Low-Density-Parity-Check,59795514,Verilog,Low-Density-Parity-Check,6,1,2019-12-30 06:10:28+00:00,[],None
243,https://github.com/grigoramb/FPGA_NEURAL_NETWORK_ACCELERATION.git,2016-05-26 06:11:14+00:00,This system accelerates a neural network made to recognize handwritten digits from an original time per sample of 200ms by 300x to a time of 0.66ms per sample.,4,grigoramb/FPGA_NEURAL_NETWORK_ACCELERATION,59724628,Verilog,FPGA_NEURAL_NETWORK_ACCELERATION,18024,1,2018-03-31 12:09:03+00:00,[],None
244,https://github.com/xanatower/x1.git,2016-04-29 16:15:30+00:00,,0,xanatower/x1,57397591,Verilog,x1,852,1,2017-04-09 14:16:53+00:00,[],None
245,https://github.com/dukebw/quartus-ii-projects.git,2016-06-05 19:50:45+00:00,,0,dukebw/quartus-ii-projects,60477957,Verilog,quartus-ii-projects,63,1,2016-06-05 20:24:43+00:00,[],None
246,https://github.com/c4puter/bridge-hdl.git,2016-09-04 15:54:04+00:00,,0,c4puter/bridge-hdl,67354290,Verilog,bridge-hdl,123,1,2017-11-06 09:01:58+00:00,[],https://api.github.com/licenses/gpl-2.0
247,https://github.com/devinbedari/StopWatch.git,2016-05-12 15:51:16+00:00,A simple stop watch in verilog,0,devinbedari/StopWatch,58655605,Verilog,StopWatch,25,1,2018-03-13 15:59:50+00:00,[],None
248,https://github.com/JCScheunemann/Multiplicador-Booth.git,2016-05-03 14:31:56+00:00,Research hardware design,1,JCScheunemann/Multiplicador-Booth,57975808,Verilog,Multiplicador-Booth,37,1,2016-05-04 00:59:25+00:00,[],None
249,https://github.com/MNahikian/385_SD_Card.git,2016-06-02 00:14:56+00:00,,0,MNahikian/385_SD_Card,60219364,Verilog,385_SD_Card,281256,1,2020-07-14 00:50:20+00:00,[],None
250,https://github.com/inerplat/KAIST-SoC_RobotWar.git,2016-09-04 19:13:18+00:00,2016년 KAIST SoC Robot War - Taekwon Robot - ROBOTICS팀,0,inerplat/KAIST-SoC_RobotWar,67363497,Verilog,KAIST-SoC_RobotWar,26966,1,2017-07-05 06:51:36+00:00,[],None
251,https://github.com/SCN3/MIPS-CPU-on-FPGA-V3.git,2016-06-19 05:33:25+00:00,"Implementing ""forwarding paths"" and ""predict-not-taken"" to make our MIPS CPU run faster. This is following 5-stage-pipelined-CPU-on-FPGA.",0,SCN3/MIPS-CPU-on-FPGA-V3,61466113,Verilog,MIPS-CPU-on-FPGA-V3,18837,1,2016-06-20 00:19:27+00:00,[],None
252,https://github.com/unoCamel/MIPSProcessor-AlteraFPGA.git,2016-07-10 01:20:46+00:00,"MIPS Processor design and implementation for an Altera (intel) Cyclone V board. Provide own config file for board. Synthesizes and currently outputs fibonacci numbers on the board, but can run any MIPS instructions.",1,unoCamel/MIPSProcessor-AlteraFPGA,62976111,Verilog,MIPSProcessor-AlteraFPGA,31,1,2017-10-15 20:55:17+00:00,[],None
253,https://github.com/rahulkatta91/AWGN_Generator_Box_Muller_Method.git,2016-07-12 05:16:12+00:00,Matlab and RTL models of an AWGN generator based on the Box Muller Method.,0,rahulkatta91/AWGN_Generator_Box_Muller_Method,63128484,Verilog,AWGN_Generator_Box_Muller_Method,6061,1,2024-03-20 06:52:26+00:00,[],None
254,https://github.com/Kejie-Wang/ArcLabCode.git,2016-05-07 02:05:37+00:00,Code for the course computer architecture lab,0,Kejie-Wang/ArcLabCode,58244711,Verilog,ArcLabCode,56,1,2020-07-30 11:33:14+00:00,[],None
255,https://github.com/wside/8bit-Computer.git,2016-05-10 01:21:51+00:00,,0,wside/8bit-Computer,58419582,Verilog,8bit-Computer,794,1,2019-07-28 01:29:28+00:00,[],None
256,https://github.com/CodyTinker/GBHDL.git,2016-07-09 19:14:51+00:00,,1,CodyTinker/GBHDL,62965248,Verilog,GBHDL,8786,1,2021-04-22 19:08:07+00:00,[],None
257,https://github.com/vins24/bm_rng.git,2016-07-19 20:35:55+00:00,"Database for the Hardware Gaussian noise generator based on the Box-Muller method, a technique that provides highly accurate noise samples",1,vins24/bm_rng,63726308,Verilog,bm_rng,12683,1,2019-02-01 06:19:01+00:00,[],https://api.github.com/licenses/apache-2.0
258,https://github.com/sawansib/hdldct.git,2016-08-18 06:56:30+00:00,HDL code conversion ready DCT in matlab,0,sawansib/hdldct,65973059,Verilog,hdldct,21,1,2022-06-16 06:53:23+00:00,[],None
259,https://github.com/MrwanBaghdad/piplined-mips-verilog.git,2016-06-16 13:28:14+00:00,Implementing custom piplined mips in verilog,0,MrwanBaghdad/piplined-mips-verilog,61295680,Verilog,piplined-mips-verilog,8,1,2019-08-24 00:57:13+00:00,[],None
260,https://github.com/pradeep9676/Additive-White-Gaussian-Noise-Generator.git,2016-06-19 22:20:40+00:00,,0,pradeep9676/Additive-White-Gaussian-Noise-Generator,61503105,Verilog,Additive-White-Gaussian-Noise-Generator,14571,1,2022-01-28 20:51:53+00:00,[],https://api.github.com/licenses/mit
261,https://github.com/mastino/RISCV.git,2016-05-18 15:46:44+00:00,,0,mastino/RISCV,59129801,Verilog,RISCV,431,1,2017-02-08 09:12:59+00:00,[],None
262,https://github.com/ShowLo/Verilog-Learing.git,2016-04-24 08:49:43+00:00,数字逻辑与处理器基础实验,0,ShowLo/Verilog-Learing,56962587,Verilog,Verilog-Learing,3438,1,2018-05-06 09:49:56+00:00,[],None
263,https://github.com/jdvalera/CECS460_proj1.git,2016-09-07 04:03:33+00:00,,0,jdvalera/CECS460_proj1,67570753,Verilog,CECS460_proj1,15,1,2022-06-10 02:18:13+00:00,[],None
264,https://github.com/sawansib/shiftmul.git,2016-08-18 07:12:26+00:00,shift multiplier with HDL code ,0,sawansib/shiftmul,65974225,Verilog,shiftmul,38,1,2022-06-16 06:53:17+00:00,[],None
265,https://github.com/marcohernandez/Optimizacion-Prestamo-Laboratorio.git,2016-05-15 17:32:07+00:00,,0,marcohernandez/Optimizacion-Prestamo-Laboratorio,58874950,Verilog,Optimizacion-Prestamo-Laboratorio,4976,1,2017-08-22 04:52:16+00:00,[],None
266,https://github.com/icopavan/OFDM_RX_802_11.git,2016-08-05 06:09:26+00:00,,3,icopavan/OFDM_RX_802_11,64993171,Verilog,OFDM_RX_802_11,453,1,2017-12-15 02:34:23+00:00,[],None
267,https://github.com/pw1316/MIPSCPU.git,2016-06-16 13:07:04+00:00,5 level pipelined,0,pw1316/MIPSCPU,61293765,Verilog,MIPSCPU,525,1,2017-10-16 08:26:20+00:00,[],https://api.github.com/licenses/gpl-3.0
268,https://github.com/brabect1/risc8.git,2016-05-08 16:25:34+00:00,Derivative version of the free risc8 micro core originally by Tom Coonan.,2,brabect1/risc8,58320919,Verilog,risc8,190,1,2022-01-09 22:12:38+00:00,[],https://api.github.com/licenses/gpl-3.0
269,https://github.com/alice90270/NTHU-Archi-Project3.git,2016-05-12 06:02:21+00:00,Pipeline CPU,0,alice90270/NTHU-Archi-Project3,58612467,Verilog,NTHU-Archi-Project3,2621,1,2023-03-14 03:02:34+00:00,[],None
270,https://github.com/bikash001/RISC-Processor.git,2016-05-10 17:48:31+00:00,,0,bikash001/RISC-Processor,58482094,Verilog,RISC-Processor,46,1,2017-01-28 10:05:28+00:00,[],None
271,https://github.com/marsohod4you/FPGA_AM_transmitter.git,2016-05-16 06:01:14+00:00,Implementation of AM (amplitute modulation) radio transmitter in FPGA Altera Cyclone III.,1,marsohod4you/FPGA_AM_transmitter,58907574,Verilog,FPGA_AM_transmitter,1926,1,2019-08-27 21:38:26+00:00,[],None
272,https://github.com/ghananigans/32bit-counter.git,2016-08-23 02:23:47+00:00,32bit synchronous counter,1,ghananigans/32bit-counter,66325464,Verilog,32bit-counter,30,1,2018-11-23 04:28:04+00:00,[],None
273,https://github.com/Kubik42/WAM.git,2016-07-17 00:30:58+00:00,Whack-A-Mole like game built for a FPGA board,0,Kubik42/WAM,63507965,Verilog,WAM,146,1,2017-09-19 18:02:45+00:00,[],None
274,https://github.com/dwelch67/picorv32_samples.git,2016-07-19 19:03:05+00:00,samples to play with Clifford Wolf's picorv32 riscv32i processor,0,dwelch67/picorv32_samples,63720566,Verilog,picorv32_samples,29,1,2023-05-21 13:11:40+00:00,[],https://api.github.com/licenses/mit
275,https://github.com/ralisi/fpgagebastel.git,2016-07-11 22:27:52+00:00,,0,ralisi/fpgagebastel,63106662,Verilog,fpgagebastel,211,1,2019-08-30 05:24:10+00:00,[],None
276,https://github.com/AVHon/fpga-stack-calculator.git,2016-06-15 01:41:52+00:00,Stack-based calculator for xilinx FPGA that I made in class,0,AVHon/fpga-stack-calculator,61168552,Verilog,fpga-stack-calculator,4,1,2022-03-17 16:43:41+00:00,[],None
277,https://github.com/eugenelet/SIFT.git,2016-08-05 16:28:48+00:00,,1,eugenelet/SIFT,65033291,Verilog,SIFT,12994,1,2023-12-10 15:23:48+00:00,[],None
278,https://github.com/hikoseon12/Embeded_System.git,2016-06-28 07:12:38+00:00,Final Project: Thresholding with Gaussian Algorithm,0,hikoseon12/Embeded_System,62118619,Verilog,Embeded_System,108725,1,2019-03-26 04:46:04+00:00,[],None
279,https://github.com/saiedhk/WhirlpoolHashEngine.git,2016-05-01 07:03:18+00:00,WHIRLPOOL Hash Engine in Verilog,0,saiedhk/WhirlpoolHashEngine,57575811,Verilog,WhirlpoolHashEngine,19,1,2022-04-05 14:04:31+00:00,[],https://api.github.com/licenses/mit
280,https://github.com/LanaHassan/Intel_8254.git,2016-05-23 10:17:38+00:00,Implement the Intel programmable interval timer (8254) using Verilog,0,LanaHassan/Intel_8254,59473062,Verilog,Intel_8254,269,1,2022-11-22 06:04:43+00:00,[],None
281,https://github.com/prannoyd/Sorting-in-Verilog.git,2016-06-13 20:45:24+00:00,,0,prannoyd/Sorting-in-Verilog,61068439,Verilog,Sorting-in-Verilog,3,1,2021-06-28 14:44:00+00:00,[],None
282,https://github.com/erkanCil/FPGA-Cyclone-IV.git,2016-09-04 13:46:25+00:00,FPGA-Cyclone-IV,0,erkanCil/FPGA-Cyclone-IV,67347249,Verilog,FPGA-Cyclone-IV,50,1,2016-09-04 17:07:35+00:00,[],None
283,https://github.com/josejnra/mips-data-path-single-cycle.git,2016-06-05 02:25:35+00:00,Trabalho da disciplina Organização de Computadores I,0,josejnra/mips-data-path-single-cycle,60439522,Verilog,mips-data-path-single-cycle,13,1,2020-12-24 19:33:33+00:00,[],None
284,https://github.com/shafeey/pdes-convey.git,2016-06-08 09:28:10+00:00,Parallel Discrete Event Simulator for Convey HC-2ex coprocessor,0,shafeey/pdes-convey,60685967,Verilog,pdes-convey,329,1,2022-07-21 22:18:37+00:00,[],None
285,https://github.com/viktor-prutyanov/cpu-m.git,2016-05-13 12:53:16+00:00,,0,viktor-prutyanov/cpu-m,58740340,Verilog,cpu-m,8895,1,2022-04-12 21:42:51+00:00,[],https://api.github.com/licenses/gpl-3.0
286,https://github.com/kushaagra/Cordic.git,2016-06-19 14:03:01+00:00,This is the hardware implementation of CORDIC for calculating sine and cosine of an angle.,0,kushaagra/Cordic,61482999,Verilog,Cordic,2,1,2017-02-01 15:07:32+00:00,[],None
287,https://github.com/madalinaotesanu/HammingCode.git,2016-05-08 20:38:44+00:00,,0,madalinaotesanu/HammingCode,58330385,Verilog,HammingCode,3,1,2024-01-23 17:31:39+00:00,[],None
288,https://github.com/maxujie/cpu-pipeline.git,2016-07-05 14:23:39+00:00,,0,maxujie/cpu-pipeline,62643052,Verilog,cpu-pipeline,54,1,2018-04-18 03:37:25+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/lic225/dsdl2016.git,2016-05-04 14:28:58+00:00,,0,lic225/dsdl2016,58058648,Verilog,dsdl2016,11,1,2016-05-04 14:32:06+00:00,[],None
290,https://github.com/merinthomas/msdap.git,2016-05-20 08:04:01+00:00,Mini-Stereo Digital Audio Processor for EE6306 (ASIC Design),0,merinthomas/msdap,59276009,Verilog,msdap,2812,1,2022-04-19 22:06:02+00:00,[],https://api.github.com/licenses/mit
291,https://github.com/kitahara-saneyuki/Snake.git,2016-04-25 18:10:57+00:00,A Verilog demo for implementing a video game of Nokia Cellphone snake,0,kitahara-saneyuki/Snake,57064625,Verilog,Snake,1646,1,2023-01-27 22:07:15+00:00,[],None
292,https://github.com/Nicolas-GR/Quadcopter.git,2016-05-02 16:43:49+00:00,,3,Nicolas-GR/Quadcopter,57904821,Verilog,Quadcopter,26228,1,2016-06-11 00:19:12+00:00,[],None
293,https://github.com/RaviTharaka/riscv_fpga.git,2016-07-15 14:33:52+00:00,"An implementation of the basic RISC V architecture, specialized for Xilinx FPGAs in its first iteration.",1,RaviTharaka/riscv_fpga,63428229,Verilog,riscv_fpga,33305,1,2020-05-02 11:17:09+00:00,[],None
294,https://github.com/CospanDesign/nysa-tx1-pcie-platform.git,2016-06-23 21:05:27+00:00,Project to control TX1 from PCIE Using Nysa,0,CospanDesign/nysa-tx1-pcie-platform,61836779,Verilog,nysa-tx1-pcie-platform,2659,1,2024-04-02 18:24:59+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/C-L-G/video_addr_loop.git,2016-09-09 09:55:14+00:00,视频帧率变换,0,C-L-G/video_addr_loop,67787859,Verilog,video_addr_loop,4,1,2020-12-24 02:53:45+00:00,[],None
296,https://github.com/rododo-meow/mips-fpga.git,2016-05-05 15:20:40+00:00,A subset of MIPS CPU implementation on Cyclone V FPGA,0,rododo-meow/mips-fpga,58140562,Verilog,mips-fpga,206,1,2018-02-02 12:00:57+00:00,[],None
297,https://github.com/SCN3/single-cycle-MIPS-CPU-on-FPGA.git,2016-06-19 03:42:35+00:00,single-cycle-MIPS-CPU-on-FPGA,0,SCN3/single-cycle-MIPS-CPU-on-FPGA,61463297,Verilog,single-cycle-MIPS-CPU-on-FPGA,4482,1,2020-09-29 04:08:50+00:00,[],None
298,https://github.com/chamlhy/XY-YX_Distance.git,2016-07-13 04:16:50+00:00,An router on NoC used XY-YX routing algorithm. This XY-YX routing algorithm is based on distance.,0,chamlhy/XY-YX_Distance,63213764,Verilog,XY-YX_Distance,5,1,2022-09-13 11:12:08+00:00,[],None
299,https://github.com/pbzw/Superscalar.git,2016-07-07 12:41:25+00:00,,1,pbzw/Superscalar,62805860,Verilog,Superscalar,65,1,2018-04-29 03:12:34+00:00,[],None
300,https://github.com/adithyareddy1553/verilog-codes.git,2016-07-20 00:05:14+00:00,,0,adithyareddy1553/verilog-codes,63735909,Verilog,verilog-codes,612,1,2016-07-21 22:29:02+00:00,[],None
301,https://github.com/hdlguy/adc_rate_changer.git,2016-05-27 23:28:03+00:00,a littel block to change mux by 2:1 and double the rate,0,hdlguy/adc_rate_changer,59868292,Verilog,adc_rate_changer,46,1,2021-05-12 20:50:38+00:00,[],None
302,https://github.com/RTSYork/GPIOCP.git,2016-09-05 16:08:03+00:00,,0,RTSYork/GPIOCP,67434532,Verilog,GPIOCP,4011,1,2022-04-28 23:01:02+00:00,[],None
303,https://github.com/ucla-projects/verilog-stopwatch.git,2016-05-25 06:59:58+00:00,A stopwatch developed in Verilog for Nexys 3 Spartan-6 FPGA,0,ucla-projects/verilog-stopwatch,59638859,Verilog,verilog-stopwatch,8,1,2023-02-23 10:19:54+00:00,[],None
304,https://github.com/osu-uwrt/maelstrom_firmware.git,2016-08-23 21:30:46+00:00,Everything electrical and non-hardware,13,osu-uwrt/maelstrom_firmware,66404857,Verilog,maelstrom_firmware,245957,1,2023-04-11 15:09:39+00:00,[],None
305,https://github.com/Smolyarov/sdi_ac701_demo.git,2016-08-03 12:46:18+00:00,,1,Smolyarov/sdi_ac701_demo,64845362,Verilog,sdi_ac701_demo,127,1,2024-01-07 01:14:22+00:00,[],None
306,https://github.com/FPGAHDL/sram_controller.git,2016-06-25 23:31:00+00:00,,0,FPGAHDL/sram_controller,61965737,Verilog,sram_controller,11,1,2024-03-22 06:08:05+00:00,[],None
307,https://github.com/rrsreeramkumar/SeNS.git,2016-04-28 18:54:44+00:00,Sensor Network Simulator (and emulation on an FPGA),0,rrsreeramkumar/SeNS,57326392,Verilog,SeNS,39,0,2016-04-28 18:56:08+00:00,[],None
308,https://github.com/timerg/SquareVig.git,2016-04-26 05:46:12+00:00,,1,timerg/SquareVig,57101412,Verilog,SquareVig,11334,0,2016-04-28 14:16:20+00:00,[],None
309,https://github.com/Nicholas-Foulk/processor-without-Interlocked-Pipeline.git,2016-05-01 04:36:43+00:00,,0,Nicholas-Foulk/processor-without-Interlocked-Pipeline,57492287,Verilog,processor-without-Interlocked-Pipeline,31,0,2016-08-17 19:44:40+00:00,[],None
310,https://github.com/berezinnikita/test.git,2016-05-17 09:05:25+00:00,,0,berezinnikita/test,59007154,Verilog,test,4,0,2016-08-17 09:44:27+00:00,[],None
311,https://github.com/barrettcw/modern_design.git,2016-06-03 20:24:00+00:00,Repository for working on Stanford class on modern design,0,barrettcw/modern_design,60375583,Verilog,modern_design,11,0,2016-06-07 17:34:08+00:00,[],None
312,https://github.com/jhayes/verilog_library.git,2016-05-22 13:43:16+00:00,"Library of small verilog modules, for convenience.",0,jhayes/verilog_library,59414458,Verilog,verilog_library,15,0,2016-05-22 14:07:08+00:00,[],None
313,https://github.com/NickTGraham/ECE-200-Mips-CPU.git,2016-05-20 16:21:48+00:00,,0,NickTGraham/ECE-200-Mips-CPU,59309050,Verilog,ECE-200-Mips-CPU,34,0,2016-05-20 16:50:14+00:00,[],None
314,https://github.com/ejseguinte/Verilog.git,2016-06-02 16:11:23+00:00,This is a sample of Verilog programs I have written,0,ejseguinte/Verilog,60278653,Verilog,Verilog,320,0,2016-06-02 16:11:29+00:00,[],None
315,https://github.com/andy666chang/pipeline-adder.git,2016-05-28 08:35:44+00:00,,0,andy666chang/pipeline-adder,59885149,Verilog,pipeline-adder,4,0,2016-05-28 08:36:06+00:00,[],None
316,https://github.com/shobhitkukreti/HDL.git,2016-08-19 16:31:38+00:00,Repository for some HDL Code - Back to Basics,0,shobhitkukreti/HDL,66096615,Verilog,HDL,4,0,2016-08-19 16:33:58+00:00,[],None
317,https://github.com/christophercarney/digital-systems.git,2016-08-24 15:13:36+00:00,Projects written in Verilog for computer engineering 271: digital systems (fall 2015).,0,christophercarney/digital-systems,66474840,Verilog,digital-systems,5,0,2018-06-12 00:29:00+00:00,[],None
318,https://github.com/Izil/LU-Factorization.git,2016-08-04 11:03:50+00:00,,0,Izil/LU-Factorization,64927730,Verilog,LU-Factorization,7,0,2016-08-04 11:13:38+00:00,[],None
319,https://github.com/jonsonxp/shell-zedboard-xillybus-ap_fifo32.git,2016-08-03 01:15:03+00:00,An hCODE shell based on xillinux-eval-zedboard-1.3c module.,0,jonsonxp/shell-zedboard-xillybus-ap_fifo32,64803908,Verilog,shell-zedboard-xillybus-ap_fifo32,908,0,2016-08-03 01:16:11+00:00,[],None
320,https://github.com/desmondbreezey/test.git,2016-07-28 13:37:07+00:00,Набор файлов для тестового задания,0,desmondbreezey/test,64398450,Verilog,test,9726,0,2016-07-28 13:39:08+00:00,[],None
321,https://github.com/ju40268/ICCAD-2016contest.git,2016-06-21 05:37:43+00:00,ICCAD-2016contest,0,ju40268/ICCAD-2016contest,61605180,Verilog,ICCAD-2016contest,3939,0,2022-12-06 23:59:43+00:00,[],None
322,https://github.com/ami-GS/FPGA_basic.git,2016-06-19 05:35:08+00:00,,0,ami-GS/FPGA_basic,61466155,Verilog,FPGA_basic,2,0,2016-06-19 05:37:48+00:00,[],None
323,https://github.com/SCN3/5-stage-pipelined-MIPS-CPU-on-FPGA.git,2016-06-19 03:47:41+00:00,5-stage-pipelined-MIPS-CPU-on-FPGA,0,SCN3/5-stage-pipelined-MIPS-CPU-on-FPGA,61463441,Verilog,5-stage-pipelined-MIPS-CPU-on-FPGA,5779,0,2016-06-19 03:49:41+00:00,[],None
324,https://github.com/Jksalas/proyecto_corto_vga_grupo_4.git,2016-08-17 23:27:32+00:00,,0,Jksalas/proyecto_corto_vga_grupo_4,65949167,Verilog,proyecto_corto_vga_grupo_4,8,0,2016-08-17 23:56:26+00:00,[],None
325,https://github.com/volzkzg/cpu.git,2016-08-18 15:19:04+00:00,Computer Architecture Assignment,0,volzkzg/cpu,66008006,Verilog,cpu,28627,0,2016-08-18 15:19:15+00:00,[],None
326,https://github.com/sukruthivempati/Logarithmic-Unit.git,2016-08-10 00:48:02+00:00,,0,sukruthivempati/Logarithmic-Unit,65338313,Verilog,Logarithmic-Unit,4,0,2016-08-10 01:01:49+00:00,[],None
327,https://github.com/eclipsevl/sc_rr_crossbar.git,2016-08-07 14:21:06+00:00,Round-robin crossbar,0,eclipsevl/sc_rr_crossbar,65137073,Verilog,sc_rr_crossbar,33,0,2016-08-07 14:29:49+00:00,[],None
328,https://github.com/zehortigoza/verilog-playground.git,2016-08-09 03:52:57+00:00,,0,zehortigoza/verilog-playground,65261183,Verilog,verilog-playground,11,0,2018-07-19 23:30:36+00:00,[],None
329,https://github.com/christophercarney/computer-organization-and-design.git,2016-08-24 15:14:50+00:00,Projects written in Verilog for computer engineering 331: computer organization and design (spring 2016).,0,christophercarney/computer-organization-and-design,66474957,Verilog,computer-organization-and-design,14,0,2018-06-12 00:28:35+00:00,[],None
330,https://github.com/netoeuc/MIPS-simulator-in-verilog.git,2016-07-17 15:17:54+00:00,,0,netoeuc/MIPS-simulator-in-verilog,63538348,Verilog,MIPS-simulator-in-verilog,20,0,2016-07-17 15:19:35+00:00,[],None
331,https://github.com/nadaawad/emulator-work.git,2016-06-11 11:02:08+00:00,,0,nadaawad/emulator-work,60903226,Verilog,emulator-work,34918,0,2016-06-11 13:23:44+00:00,[],None
332,https://github.com/mybuf/jet_fpga.git,2016-06-13 15:31:52+00:00,my fpga,0,mybuf/jet_fpga,61047855,Verilog,jet_fpga,151,0,2016-06-13 15:45:09+00:00,[],None
333,https://github.com/CWang24/JKflipflop.git,2016-07-26 08:07:46+00:00,,0,CWang24/JKflipflop,64202600,Verilog,JKflipflop,2,0,2016-07-26 08:08:24+00:00,[],None
334,https://github.com/manumacedo/mi-sistemasdigitais.git,2016-07-26 00:50:58+00:00,,0,manumacedo/mi-sistemasdigitais,64177937,Verilog,mi-sistemasdigitais,17892,0,2016-10-17 11:45:40+00:00,[],None
335,https://github.com/arantzaf/verilog-project.git,2016-06-28 16:21:02+00:00,,0,arantzaf/verilog-project,62156631,Verilog,verilog-project,71,0,2018-04-26 19:15:10+00:00,[],None
336,https://github.com/ptracton/wb_soc_template.git,2016-07-25 03:39:46+00:00,Wishbone System On Chip Template,1,ptracton/wb_soc_template,64101446,Verilog,wb_soc_template,10128,0,2020-05-31 00:17:57+00:00,[],https://api.github.com/licenses/mit
337,https://github.com/new3bon/atlas1.git,2016-04-25 15:21:58+00:00,,0,new3bon/atlas1,57052749,Verilog,atlas1,13,0,2016-04-26 14:53:09+00:00,[],None
338,https://github.com/agerardocarmona94/proy_2_grupo_1_sem_1_2016_ALLAN_CARMONA_DAHYANA_SANCHEZ.git,2016-04-30 04:45:24+00:00,VGA RTC,1,agerardocarmona94/proy_2_grupo_1_sem_1_2016_ALLAN_CARMONA_DAHYANA_SANCHEZ,57427472,Verilog,proy_2_grupo_1_sem_1_2016_ALLAN_CARMONA_DAHYANA_SANCHEZ,41,0,2016-04-30 04:50:14+00:00,[],None
339,https://github.com/zhangsht/ComputerOrg.git,2016-04-28 04:55:56+00:00,,0,zhangsht/ComputerOrg,57272144,Verilog,ComputerOrg,3,0,2016-04-28 05:01:07+00:00,[],None
340,https://github.com/Wujh1995/FPGA---VGA.git,2016-05-04 13:51:55+00:00,800 x 600 x 60 KHz Verilog Code,1,Wujh1995/FPGA---VGA,58055896,Verilog,FPGA---VGA,89,0,2016-06-23 17:48:03+00:00,[],None
341,https://github.com/gregdeon/aes128-simple.git,2016-05-16 13:57:13+00:00,"A simple, barebones AES-128 implementation in Verilog. ",0,gregdeon/aes128-simple,58936629,Verilog,aes128-simple,19,0,2016-05-16 14:21:01+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/Derrick-Derrickson/ECE4063_Merlin_Tom_Project.git,2016-05-18 04:13:58+00:00,woo,0,Derrick-Derrickson/ECE4063_Merlin_Tom_Project,59081297,Verilog,ECE4063_Merlin_Tom_Project,71890,0,2016-05-18 05:03:13+00:00,[],None
343,https://github.com/mtangy/MIPS-Pipelined-CPU.git,2016-06-01 09:30:30+00:00,Five stage RISC pipeline CPU based one the MIPS instruction set architecture and implemented in Verilog. Independently designed from scratch for my Advanced Digital Systems Class.  ,0,mtangy/MIPS-Pipelined-CPU,60163839,Verilog,MIPS-Pipelined-CPU,124,0,2016-06-01 18:30:31+00:00,[],None
344,https://github.com/daotaylor/RepositoryDavid.git,2016-05-15 23:05:55+00:00,Here is attached the documents related to me on the development of the proyect of the asignature of digital electronics II.,1,daotaylor/RepositoryDavid,58889112,Verilog,RepositoryDavid,4654,0,2016-05-15 23:24:53+00:00,[],None
345,https://github.com/JanAlvaro/TuAlmuerzo.git,2016-05-29 15:54:14+00:00,Proyecto Digital II,0,JanAlvaro/TuAlmuerzo,59951367,Verilog,TuAlmuerzo,20243,0,2016-06-01 06:01:19+00:00,[],None
346,https://github.com/divstha/Verilog-Codes.git,2016-05-26 16:29:28+00:00,,0,divstha/Verilog-Codes,59766102,Verilog,Verilog-Codes,0,0,2016-05-26 18:09:24+00:00,[],None
347,https://github.com/eemei/PWM.git,2016-06-04 13:01:49+00:00,,0,eemei/PWM,60410626,Verilog,PWM,3642,0,2016-06-04 13:11:51+00:00,[],None
348,https://github.com/Noelpc/Proyecto_3_grupo_5_sem_1_2016.git,2016-06-04 16:02:29+00:00,,0,Noelpc/Proyecto_3_grupo_5_sem_1_2016,60418411,Verilog,Proyecto_3_grupo_5_sem_1_2016,120,0,2016-06-09 13:47:22+00:00,[],None
349,https://github.com/Alina-L/VGA.git,2016-07-04 10:38:43+00:00,,0,Alina-L/VGA,62554429,Verilog,VGA,5215,0,2016-07-04 11:24:51+00:00,[],None
350,https://github.com/rishikanthc/Embedded.git,2016-05-10 11:36:23+00:00,,0,rishikanthc/Embedded,58456084,Verilog,Embedded,907,0,2016-05-10 11:38:26+00:00,[],None
351,https://github.com/markstar14/Basys-2-Board-2-Player-Guessing-Game.git,2016-05-21 20:01:16+00:00,"For use with the Digilent Basys 2 board and the Xilinx ISE Design Suite. Meant for two players, where one enters a hexadecimal number, then the second player would guess what number was entered. The display will report appropriate output if the guess is too high, low, or accurate.",0,markstar14/Basys-2-Board-2-Player-Guessing-Game,59379176,Verilog,Basys-2-Board-2-Player-Guessing-Game,3,0,2016-05-21 20:38:08+00:00,[],None
352,https://github.com/fearmi/Proyecto_3_Lab_digitales_I_Semestre16_Coto_Ferencz_G7.git,2016-05-24 01:19:39+00:00,,0,fearmi/Proyecto_3_Lab_digitales_I_Semestre16_Coto_Ferencz_G7,59529882,Verilog,Proyecto_3_Lab_digitales_I_Semestre16_Coto_Ferencz_G7,588,0,2016-05-24 01:23:14+00:00,[],None
353,https://github.com/SS4G/Thu_synthesize_tmeplate_and_script.git,2016-09-04 03:07:22+00:00,,0,SS4G/Thu_synthesize_tmeplate_and_script,67322862,Verilog,Thu_synthesize_tmeplate_and_script,7,0,2016-09-04 03:09:40+00:00,[],None
354,https://github.com/edwardjchou/SystemVerilogRSA.git,2016-08-29 22:07:19+00:00,,0,edwardjchou/SystemVerilogRSA,66884232,Verilog,SystemVerilogRSA,14476,0,2016-08-29 22:11:26+00:00,[],None
355,https://github.com/Tybus/Proyecto1.git,2016-08-17 14:39:19+00:00,Proyecto #1.,0,Tybus/Proyecto1,65915028,Verilog,Proyecto1,11,0,2016-08-17 14:48:20+00:00,[],None
356,https://github.com/nadaawad/real-design.git,2016-06-17 14:26:08+00:00,,0,nadaawad/real-design,61379478,Verilog,real-design,192558,0,2016-06-17 16:43:55+00:00,[],None
357,https://github.com/aleksbelov/TKU.git,2016-06-18 17:34:13+00:00,,0,aleksbelov/TKU,61445201,Verilog,TKU,3892,0,2016-06-18 17:36:32+00:00,[],None
358,https://github.com/RahmanQureshi/ECE352-Final-Project.git,2016-07-09 08:01:38+00:00,,0,RahmanQureshi/ECE352-Final-Project,62939235,Verilog,ECE352-Final-Project,81,0,2016-07-09 08:06:25+00:00,[],None
359,https://github.com/jasonchang117/Simple-SingleCycle-CPU.git,2016-06-27 12:57:25+00:00,,0,jasonchang117/Simple-SingleCycle-CPU,62056174,Verilog,Simple-SingleCycle-CPU,6,0,2016-06-27 12:59:59+00:00,[],None
360,https://github.com/SherryTang/qd_test.git,2016-07-24 12:03:40+00:00,,0,SherryTang/qd_test,64063464,Verilog,qd_test,2096,0,2016-07-24 12:05:00+00:00,[],None
361,https://github.com/xiangyuzhang/fault_attack_program.git,2016-07-22 19:47:57+00:00,,2,xiangyuzhang/fault_attack_program,63979227,Verilog,fault_attack_program,4248,0,2016-07-28 04:15:57+00:00,[],
362,https://github.com/Morozzzko/FPGA.git,2016-07-18 07:49:41+00:00,Coursework,0,Morozzzko/FPGA,63581491,Verilog,FPGA,21,0,2023-01-28 21:21:51+00:00,[],None
363,https://github.com/tfors/cookiecutter-fpga-cvgt-devkit-project.git,2016-08-21 20:44:02+00:00,Cookiecutter template to create a Cyclone V GT Dev Kit project,0,tfors/cookiecutter-fpga-cvgt-devkit-project,66219855,Verilog,cookiecutter-fpga-cvgt-devkit-project,12,0,2016-08-21 20:45:11+00:00,[],None
364,https://github.com/jvsqzj/Test1.git,2016-08-21 22:26:39+00:00,,0,jvsqzj/Test1,66223580,Verilog,Test1,2,0,2016-08-21 22:38:20+00:00,[],None
365,https://github.com/RunzheYang/mips32-cpu.git,2016-09-05 13:42:21+00:00,ACMCA project,0,RunzheYang/mips32-cpu,67424300,Verilog,mips32-cpu,4603,0,2016-09-05 13:47:57+00:00,[],None
366,https://github.com/ZimpleX/FFT_VLSI.git,2016-05-20 03:26:04+00:00,,0,ZimpleX/FFT_VLSI,59261917,Verilog,FFT_VLSI,52,0,2016-05-25 08:32:32+00:00,[],None
367,https://github.com/AlejandraArtal/Proyecto_2_grupo_10_sem_1_2016.git,2016-05-04 00:11:02+00:00,"En el documento se encuentra la máquina general del RTC y VGA, adicional a esto se encuentra una máquina de prueba con el tiempo respectivo para cada parámetro del RTC",0,AlejandraArtal/Proyecto_2_grupo_10_sem_1_2016,58009848,Verilog,Proyecto_2_grupo_10_sem_1_2016,67,0,2016-05-04 00:57:03+00:00,[],None
368,https://github.com/roule-marcel/libsoftcore.git,2016-06-01 09:22:09+00:00,A HDL resources library for building softcores,0,roule-marcel/libsoftcore,60163104,Verilog,libsoftcore,39226,0,2016-06-03 14:46:21+00:00,[],None
369,https://github.com/yakiracherie/cpe142.git,2016-05-02 14:15:45+00:00,,0,yakiracherie/cpe142,57895155,Verilog,cpe142,34,0,2020-11-10 05:59:58+00:00,[],None
370,https://github.com/nsupanuth/VGA-GAME_-_On-The-Run.git,2016-05-05 12:56:05+00:00,CPE224 - Final Project of Digital System Laboratory(using Verilog to develop),0,nsupanuth/VGA-GAME_-_On-The-Run,58130803,Verilog,VGA-GAME_-_On-The-Run,3862,0,2016-05-05 12:56:59+00:00,[],None
371,https://github.com/andrewaca/bitcoin.git,2016-05-23 12:34:36+00:00,,0,andrewaca/bitcoin,59481329,Verilog,bitcoin,1906,0,2016-05-23 12:48:31+00:00,[],None
372,https://github.com/danyalmohammadi/multi-level-adc-HDL-driver.git,2016-05-22 20:00:05+00:00,"I created this driver for (AFE) ADC bought from Maximintegrated company, SANTA FE (MAXREFDES5#). Inputs to this AFE can vary from -10V to + 10 V. Throughput for one channel is around 115K samples/second. The digital output also could be used for micro controllers or FPGAs such as Zedboardboard.",1,danyalmohammadi/multi-level-adc-HDL-driver,59431620,Verilog,multi-level-adc-HDL-driver,998,0,2016-05-22 20:09:50+00:00,[],None
373,https://github.com/m13253/de0_nano_test.git,2016-05-12 08:44:28+00:00,A simple program testing Terasic DE0_Nano FPGA,0,m13253/de0_nano_test,58624140,Verilog,de0_nano_test,2,0,2016-05-12 08:46:39+00:00,[],None
374,https://github.com/brgccf/Verilog.git,2016-05-09 21:58:37+00:00,Verilog Archives,0,brgccf/Verilog,58410964,Verilog,Verilog,5,0,2016-05-09 21:59:35+00:00,[],None
375,https://github.com/katmanzell/combined_acc_sound.git,2016-05-24 18:22:07+00:00,,0,katmanzell/combined_acc_sound,59597823,Verilog,combined_acc_sound,463,0,2016-05-24 18:27:40+00:00,[],None
376,https://github.com/JFHwang/Temp.git,2016-05-26 03:47:40+00:00,,0,JFHwang/Temp,59717865,Verilog,Temp,172,0,2016-05-26 03:55:15+00:00,[],None
377,https://github.com/rdou/Verilog-Labs.git,2016-05-25 05:18:47+00:00,,0,rdou/Verilog-Labs,59632971,Verilog,Verilog-Labs,1,0,2016-05-25 05:31:51+00:00,[],None
378,https://github.com/kkiningh/ee382c.git,2016-05-26 04:34:13+00:00,,1,kkiningh/ee382c,59720030,Verilog,ee382c,3214,0,2016-06-04 06:10:23+00:00,[],None
379,https://github.com/DigitialLogicSummerCourse2016/ALU.git,2016-06-06 10:01:16+00:00,,0,DigitialLogicSummerCourse2016/ALU,60518034,Verilog,ALU,1,0,2016-06-06 10:03:09+00:00,[],None
380,https://github.com/reflectiveLeprechan/hardwarevirtual.git,2016-04-26 19:47:23+00:00,,0,reflectiveLeprechan/hardwarevirtual,57157226,Verilog,hardwarevirtual,1298,0,2016-04-26 20:00:13+00:00,[],None
381,https://github.com/nikhilmarda/SOC_ECE_540_Proj_2.git,2016-04-23 17:05:06+00:00,Yo,0,nikhilmarda/SOC_ECE_540_Proj_2,56930803,Verilog,SOC_ECE_540_Proj_2,98,0,2016-04-23 17:05:09+00:00,[],None
382,https://github.com/pbzw/Sample-MIPS.git,2016-06-28 13:35:19+00:00,,0,pbzw/Sample-MIPS,62143588,Verilog,Sample-MIPS,28,0,2016-06-28 13:35:54+00:00,[],None
383,https://github.com/ruchou/NTHU-digital-logic-design-lab.git,2016-06-30 16:13:34+00:00,These are the 5 labs for the digital logic design in NTHU ,0,ruchou/NTHU-digital-logic-design-lab,62325326,Verilog,NTHU-digital-logic-design-lab,14126,0,2016-06-30 16:16:32+00:00,[],None
384,https://github.com/dipalptl/AWGN_Project.git,2016-06-28 16:21:52+00:00,,0,dipalptl/AWGN_Project,62156694,Verilog,AWGN_Project,240,0,2016-06-29 19:43:15+00:00,[],None
385,https://github.com/bobowang2333/MIPS_CPU.git,2016-06-29 12:31:20+00:00,,0,bobowang2333/MIPS_CPU,62224322,Verilog,MIPS_CPU,14327,0,2016-06-29 12:48:18+00:00,[],None
386,https://github.com/violetguos/multicycle_processor.git,2016-07-04 18:47:07+00:00,"Processor, hardware design for a new instruction set",0,violetguos/multicycle_processor,62582017,Verilog,multicycle_processor,8952,0,2019-02-08 01:16:10+00:00,[],None
387,https://github.com/kAzec/FPGA-Clock.git,2016-06-23 09:24:04+00:00,,0,kAzec/FPGA-Clock,61792456,Verilog,FPGA-Clock,11,0,2016-06-23 09:24:11+00:00,[],None
388,https://github.com/rarilurelo/updown_counter.git,2016-08-31 03:08:23+00:00,,0,rarilurelo/updown_counter,66998169,Verilog,updown_counter,7,0,2016-08-31 03:09:17+00:00,[],None
389,https://github.com/asquared/fpga-audio.git,2016-08-23 18:11:08+00:00,Various digital audio protocols implemented in Verilog,0,asquared/fpga-audio,66391399,Verilog,fpga-audio,7,0,2019-09-05 13:00:21+00:00,[],https://api.github.com/licenses/mit
390,https://github.com/IsmMadCam/Laboratorio_Digitales_Proyecto_2_Grupo_8_sem_II_2016.git,2016-08-18 21:25:04+00:00,,0,IsmMadCam/Laboratorio_Digitales_Proyecto_2_Grupo_8_sem_II_2016,66031742,Verilog,Laboratorio_Digitales_Proyecto_2_Grupo_8_sem_II_2016,52,0,2016-10-25 20:50:23+00:00,[],None
391,https://github.com/shiniaas/digital_clock.git,2016-09-03 12:38:55+00:00,,0,shiniaas/digital_clock,67289383,Verilog,digital_clock,3,0,2016-09-03 12:49:44+00:00,[],None
392,https://github.com/anilse/VGA_Game_Console.git,2016-09-01 08:08:15+00:00,,1,anilse/VGA_Game_Console,67111419,Verilog,VGA_Game_Console,4,0,2017-08-07 10:39:08+00:00,[],None
393,https://github.com/ymherklotz/sobel_filter.git,2016-07-16 22:59:19+00:00,,1,ymherklotz/sobel_filter,63505571,Verilog,sobel_filter,70950,0,2016-07-16 23:01:14+00:00,[],None
394,https://github.com/nekoworkz/Sia.git,2016-08-11 09:25:05+00:00,Experimental graphics-optimized SIMD coprocessor,1,nekoworkz/Sia,65456757,Verilog,Sia,0,0,2016-08-11 10:19:28+00:00,[],None
395,https://github.com/reedv/Simple-MIPS-CPU.git,2016-08-28 03:04:49+00:00,"A simple pipelined MIPS CPU implemented in verilog. Can perform add, addi, beq, j, lw, and sw instructions.",0,reedv/Simple-MIPS-CPU,66746663,Verilog,Simple-MIPS-CPU,369,0,2016-08-28 06:54:27+00:00,"['verilog', 'cpu-model']",None
396,https://github.com/Jamnam/AWGN_3.git,2016-08-04 07:16:35+00:00,,0,Jamnam/AWGN_3,64911704,Verilog,AWGN_3,65,0,2016-08-04 07:34:37+00:00,[],None
397,https://github.com/ssscassio/Tec499-T03-Antares-R2.git,2016-07-12 00:06:32+00:00,"Desenvolvimento de um processador utilizando Verilog, bem como o montador e o simulador para os códigos da arquitetura desenvolvida",0,ssscassio/Tec499-T03-Antares-R2,63111129,Verilog,Tec499-T03-Antares-R2,55724,0,2018-03-30 15:05:37+00:00,[],None
398,https://github.com/mezzaine/Machine-Language-.git,2016-08-05 18:37:24+00:00,,0,mezzaine/Machine-Language-,65040994,Verilog,Machine-Language-,2,0,2016-08-05 18:45:28+00:00,[],None
399,https://github.com/quyetluu/Altera_verilog_Labs.git,2016-07-21 16:41:43+00:00,,0,quyetluu/Altera_verilog_Labs,63886120,Verilog,Altera_verilog_Labs,536,0,2016-07-24 14:51:58+00:00,[],None
400,https://github.com/NustyNUts/I2Cmaster.git,2016-07-13 08:27:49+00:00,,0,NustyNUts/I2Cmaster,63228705,Verilog,I2Cmaster,3,0,2016-07-13 08:31:09+00:00,[],None
401,https://github.com/theunnecessarythings/Processor_test.git,2016-08-03 05:16:59+00:00,A 32 bit MicroProcessor verilog implementation,0,theunnecessarythings/Processor_test,64817083,Verilog,Processor_test,649,0,2016-08-03 05:17:55+00:00,[],https://api.github.com/licenses/gpl-3.0
402,https://github.com/bedy93/Sobel.git,2016-04-24 09:40:16+00:00,An implementation of the Sobel edge detection algorithm on Xilinx FPGA,2,bedy93/Sobel,56964271,Verilog,Sobel,19930,0,2020-11-24 00:48:26+00:00,[],None
403,https://github.com/Martoni/cocotb_wb_test.git,2016-05-05 18:53:45+00:00,testing project for wishbone integrated in cocotb,0,Martoni/cocotb_wb_test,58153406,Verilog,cocotb_wb_test,5,0,2016-05-05 18:56:55+00:00,[],None
404,https://github.com/blackyabhishek/ASIC.git,2016-05-06 15:04:12+00:00,,0,blackyabhishek/ASIC,58215190,Verilog,ASIC,4619,0,2016-05-06 15:35:14+00:00,[],None
405,https://github.com/ztlbells/DSD-homework-in-Verilog.git,2016-04-28 12:35:52+00:00,,0,ztlbells/DSD-homework-in-Verilog,57300627,Verilog,DSD-homework-in-Verilog,18,0,2016-04-28 12:45:01+00:00,[],None
406,https://github.com/Noelpc/Proy_2_grupo_1_sem_1_2016_Gabriel_Madrigal_Noel_Perez.git,2016-04-30 10:12:00+00:00,,0,Noelpc/Proy_2_grupo_1_sem_1_2016_Gabriel_Madrigal_Noel_Perez,57436852,Verilog,Proy_2_grupo_1_sem_1_2016_Gabriel_Madrigal_Noel_Perez,55,0,2016-04-30 15:55:19+00:00,[],None
407,https://github.com/jbw3/CPU.git,2016-04-29 02:19:00+00:00,Verilog CPU,0,jbw3/CPU,57347956,Verilog,CPU,82,0,2016-04-29 02:21:42+00:00,[],None
408,https://github.com/includeamin/Mips_32_bit_verilog.git,2016-06-21 20:16:48+00:00,,0,includeamin/Mips_32_bit_verilog,61664253,Verilog,Mips_32_bit_verilog,13,0,2016-06-21 20:18:58+00:00,[],None
409,https://github.com/nakatsuka-y/cpu-making.git,2016-06-24 02:22:03+00:00,CPU simulation with verilog,0,nakatsuka-y/cpu-making,61850688,Verilog,cpu-making,14,0,2016-06-24 04:42:48+00:00,[],None
410,https://github.com/strikepark/parking_sensor.git,2016-06-04 08:50:12+00:00,"Parking sensor (Verilog, DE1, HC-SR04, Audio)",0,strikepark/parking_sensor,60401630,Verilog,parking_sensor,3199,0,2016-06-04 08:50:33+00:00,[],None
411,https://github.com/br90218/NCTU_CO_LAB5.git,2016-06-02 11:42:11+00:00,NCTU_CO_LAB5,0,br90218/NCTU_CO_LAB5,60259350,Verilog,NCTU_CO_LAB5,18,0,2018-06-19 18:47:16+00:00,[],None
412,https://github.com/Jeffffffff81/L3.git,2016-06-03 19:46:28+00:00,,0,Jeffffffff81/L3,60373537,Verilog,L3,26,0,2016-06-03 20:46:16+00:00,[],None
413,https://github.com/Maxfooo/VerilogTools.git,2016-06-28 22:42:43+00:00,,0,Maxfooo/VerilogTools,62178967,Verilog,VerilogTools,1,0,2016-06-28 22:43:05+00:00,[],None
414,https://github.com/m13253/verilog-simple-vga.git,2016-06-27 13:13:39+00:00,VGA 80×25 monochrome text controller,0,m13253/verilog-simple-vga,62057204,Verilog,verilog-simple-vga,17,0,2016-06-27 13:22:04+00:00,[],https://api.github.com/licenses/gpl-3.0
415,https://github.com/brunofurtadofontana/sistemas-digitais.git,2016-06-29 12:56:10+00:00,Trabalhos ,0,brunofurtadofontana/sistemas-digitais,62225791,Verilog,sistemas-digitais,2,0,2016-06-29 22:55:37+00:00,[],None
416,https://github.com/WayneDingding/AWGN_VerilogDesign.git,2016-06-29 21:12:15+00:00,,0,WayneDingding/AWGN_VerilogDesign,62258193,Verilog,AWGN_VerilogDesign,945,0,2016-06-29 21:13:01+00:00,[],None
417,https://github.com/x32feng/ece429.git,2016-06-07 15:43:58+00:00,,0,x32feng/ece429,60625936,Verilog,ece429,1,0,2016-06-07 15:59:17+00:00,[],None
418,https://github.com/hw271/LC4.git,2016-05-26 15:24:31+00:00,,0,hw271/LC4,59761316,Verilog,LC4,194,0,2016-05-26 15:25:37+00:00,[],None
419,https://github.com/Jafet95/proy_3_grupo_2_sem_1_2016.git,2016-05-02 22:25:58+00:00,"Control y programación RTC con microcontrolador PicoBlaze, incluye manejo de periféricos monitor VGA y teclado USB.",0,Jafet95/proy_3_grupo_2_sem_1_2016,57925190,Verilog,proy_3_grupo_2_sem_1_2016,523,0,2016-05-13 04:17:59+00:00,[],https://api.github.com/licenses/mit
420,https://github.com/jigangujs/clk_generator.git,2016-05-21 05:02:15+00:00,任意频率分频,0,jigangujs/clk_generator,59342703,Verilog,clk_generator,11870,0,2016-05-21 05:02:48+00:00,[],None
421,https://github.com/eugenelet/Hardware_Division_and_Root.git,2016-07-14 09:25:04+00:00,,0,eugenelet/Hardware_Division_and_Root,63322103,Verilog,Hardware_Division_and_Root,45,0,2016-07-14 09:28:09+00:00,[],None
422,https://github.com/jmtimko5/Wall-EProcessor.git,2016-07-27 04:43:08+00:00,,0,jmtimko5/Wall-EProcessor,64277712,Verilog,Wall-EProcessor,36,0,2016-07-27 04:50:57+00:00,[],None
423,https://github.com/DigitialLogicSummerCourse2016/PipeLine-CPU.git,2016-06-19 09:06:12+00:00,,0,DigitialLogicSummerCourse2016/PipeLine-CPU,61472289,Verilog,PipeLine-CPU,17,0,2016-06-28 11:56:48+00:00,[],None
424,https://github.com/Jamnam/AWGN_2.git,2016-08-01 16:26:41+00:00,,0,Jamnam/AWGN_2,64683219,Verilog,AWGN_2,782,0,2016-08-01 16:37:26+00:00,[],None
425,https://github.com/lantti/DLTA.git,2016-07-03 15:39:15+00:00,Things to run on my own Spartan-3A HDMI board,0,lantti/DLTA,62503278,Verilog,DLTA,59,0,2016-07-03 15:45:41+00:00,[],https://api.github.com/licenses/mit
426,https://github.com/Raimmaster/OrgCompLabs.git,2016-08-13 06:02:30+00:00,Laboratories from Computer Organization - Q4 2016,0,Raimmaster/OrgCompLabs,65602098,Verilog,OrgCompLabs,873,0,2016-09-02 23:55:27+00:00,[],None
427,https://github.com/LubaTovbin/ATA_IDE_interface.git,2016-08-30 16:42:08+00:00,,2,LubaTovbin/ATA_IDE_interface,66959300,Verilog,ATA_IDE_interface,754,0,2020-07-27 14:22:36+00:00,[],None
428,https://github.com/RegExrTech/VerilogPong.git,2016-09-02 02:02:39+00:00,"A remake of the classic game ""Pong"" using Verilog",0,RegExrTech/VerilogPong,67181431,Verilog,VerilogPong,9,0,2018-08-16 01:17:54+00:00,[],None
429,https://github.com/gelloria/PG.git,2016-09-02 22:40:24+00:00,,0,gelloria/PG,67259238,Verilog,PG,4442,0,2016-09-02 22:50:52+00:00,[],None
430,https://github.com/madprogrammer/fpga-libs.git,2016-09-03 20:19:16+00:00,Modules for FPGA development written in Verilog and tested on a real FPGA,1,madprogrammer/fpga-libs,67309920,Verilog,fpga-libs,431,0,2016-09-03 20:20:23+00:00,[],None
431,https://github.com/alexsternberg/CMPE140.git,2016-09-08 00:43:43+00:00,,0,alexsternberg/CMPE140,67654498,Verilog,CMPE140,1421,0,2016-09-15 02:25:59+00:00,[],None
432,https://github.com/mdavidsaver/fpga.git,2016-04-24 17:15:22+00:00,Fun with verilog,0,mdavidsaver/fpga,56984154,Verilog,fpga,156,0,2020-12-09 22:39:38+00:00,[],None
433,https://github.com/ptracton/pmodacl2.git,2016-06-23 04:09:56+00:00,Verilog Models and tools for the Digilent PMOD ACL2,0,ptracton/pmodacl2,61772455,Verilog,pmodacl2,1801,0,2016-06-23 05:22:50+00:00,[],https://api.github.com/licenses/mit
434,https://github.com/dsantamaria1/lab3_Verification.git,2016-05-09 21:06:44+00:00,,0,dsantamaria1/lab3_Verification,58408201,Verilog,lab3_Verification,2694,0,2016-05-09 21:07:25+00:00,[],None
435,https://github.com/sameeriitkgp/fast-adder.git,2016-05-05 13:08:53+00:00,,0,sameeriitkgp/fast-adder,58131533,Verilog,fast-adder,3,0,2016-05-05 13:10:18+00:00,[],None
436,https://github.com/knielsen/ice40_pll_test.git,2016-07-29 19:29:48+00:00,Test using two PLLs daisy-chained for precise clock generation,0,knielsen/ice40_pll_test,64505546,Verilog,ice40_pll_test,1,0,2016-07-29 19:30:21+00:00,[],None
437,https://github.com/eugenelet/BubbleSort_Hardware.git,2016-07-08 16:21:43+00:00,,0,eugenelet/BubbleSort_Hardware,62901872,Verilog,BubbleSort_Hardware,73,0,2016-07-08 16:36:53+00:00,[],None
438,https://github.com/Izil/Pipelined-Adder.git,2016-08-04 11:16:58+00:00,Pipelined 16-bit adder with submodules,0,Izil/Pipelined-Adder,64928415,Verilog,Pipelined-Adder,2,0,2023-04-04 21:47:40+00:00,[],None
439,https://github.com/Smolyarov/crystal_fmc.git,2016-08-03 12:38:39+00:00,,0,Smolyarov/crystal_fmc,64844888,Verilog,crystal_fmc,13,0,2016-08-04 15:03:45+00:00,[],None
440,https://github.com/spinlockirqsave/atlys_tcp_socket.git,2016-08-09 20:18:58+00:00,TCP connection implementation for Spartan 6,0,spinlockirqsave/atlys_tcp_socket,65325380,Verilog,atlys_tcp_socket,844,0,2023-11-08 02:19:00+00:00,[],None
441,https://github.com/agerardocarmona94/REPOSITORIO_PROYECTO_3_TODOS.git,2016-05-19 19:47:49+00:00,,0,agerardocarmona94/REPOSITORIO_PROYECTO_3_TODOS,59237724,Verilog,REPOSITORIO_PROYECTO_3_TODOS,70,0,2016-05-22 22:25:15+00:00,[],None
442,https://github.com/jackie840129/ICD_final.git,2016-06-04 17:45:31+00:00,CLE ,1,jackie840129/ICD_final,60422748,Verilog,ICD_final,2348,0,2016-11-19 16:18:52+00:00,[],None
443,https://github.com/estejairo/osciloscope.git,2016-05-30 01:20:14+00:00,Osciloscope Interface - Digital Circuit implementatios,0,estejairo/osciloscope,59971603,Verilog,osciloscope,7,0,2016-05-30 01:21:03+00:00,[],None
444,https://github.com/roule-marcel/mcu.git,2016-06-01 09:31:54+00:00,A Soft MCU based on the openMSP430 core for low-latency stuff management in a mobile robot,0,roule-marcel/mcu,60163946,Verilog,mcu,44,0,2016-06-10 08:15:23+00:00,[],None
445,https://github.com/nguyenhhce/LV_Blast.git,2016-06-16 10:10:28+00:00,LV 2016,0,nguyenhhce/LV_Blast,61282924,Verilog,LV_Blast,28238,0,2016-06-16 10:13:02+00:00,[],None
446,https://github.com/rickmarva/proy_2_12_sem_1_2016.git,2016-05-03 15:53:16+00:00,,0,rickmarva/proy_2_12_sem_1_2016,57981765,Verilog,proy_2_12_sem_1_2016,36,0,2016-05-03 15:56:15+00:00,[],None
447,https://github.com/mlzxy/vRBM.git,2016-05-04 07:45:30+00:00,,2,mlzxy/vRBM,58032941,Verilog,vRBM,37961,0,2017-03-06 23:30:14+00:00,[],None
448,https://github.com/Aaron-Zhao123/online_mult_ver_two.git,2016-04-28 10:17:13+00:00,Second version of multiplier,0,Aaron-Zhao123/online_mult_ver_two,57292357,Verilog,online_mult_ver_two,302,0,2016-04-28 10:19:22+00:00,[],None
449,https://github.com/danielcanessa/MicroprocesadorVectorial.git,2016-08-21 06:34:32+00:00,,0,danielcanessa/MicroprocesadorVectorial,66184703,Verilog,MicroprocesadorVectorial,40656,0,2017-03-02 01:53:26+00:00,[],None
450,https://github.com/jaalbava/Controlador-VGA-.git,2016-08-20 18:22:12+00:00,,0,jaalbava/Controlador-VGA-,66161597,Verilog,Controlador-VGA-,30,0,2016-08-25 21:11:39+00:00,[],None
451,https://github.com/Abrahamon/VGAcontroller.git,2016-09-01 16:19:34+00:00,Controlador de VGA en verilog,0,Abrahamon/VGAcontroller,67147534,Verilog,VGAcontroller,148,0,2016-09-21 16:34:24+00:00,[],None
452,https://github.com/AHEADer/ver_pro.git,2016-08-31 07:42:25+00:00,,0,AHEADer/ver_pro,67015301,Verilog,ver_pro,8,0,2017-02-14 14:26:11+00:00,[],None
453,https://github.com/thefinnomenon/trafficLight.git,2016-08-29 19:48:40+00:00,traffic light controller in Verilog HDL,0,thefinnomenon/trafficLight,66875402,Verilog,trafficLight,2,0,2016-08-29 19:49:37+00:00,[],None
454,https://github.com/erkanCil/DE0_NaNoSoC_Kit.git,2016-08-25 08:57:42+00:00,,0,erkanCil/DE0_NaNoSoC_Kit,66542300,Verilog,DE0_NaNoSoC_Kit,1,0,2016-08-25 09:38:54+00:00,[],None
455,https://github.com/yzh119/CPU_project.git,2016-08-15 06:41:05+00:00,The final project of Computer System,0,yzh119/CPU_project,65710519,Verilog,CPU_project,2507,0,2017-06-12 01:52:10+00:00,[],None
456,https://github.com/danidim13/tarea-3-estructuras.git,2016-07-07 08:14:01+00:00,Tarea de containers,0,danidim13/tarea-3-estructuras,62788075,Verilog,tarea-3-estructuras,7562,0,2016-07-07 08:17:42+00:00,[],https://api.github.com/licenses/apache-2.0
457,https://github.com/smmsadrnezh/dsd_project.git,2016-05-27 06:57:12+00:00,,0,smmsadrnezh/dsd_project,59811754,Verilog,dsd_project,2,0,2023-02-09 09:40:28+00:00,[],None
458,https://github.com/try-skycn/SJTU-MS108-toy_cpu.git,2016-09-09 11:04:48+00:00,A toy cpu for mips instruction set by verilog HDL,0,try-skycn/SJTU-MS108-toy_cpu,67792228,Verilog,SJTU-MS108-toy_cpu,97,0,2024-01-03 03:05:49+00:00,[],None
459,https://github.com/Kleju124/Project-HDL.git,2016-06-23 00:11:26+00:00,,0,Kleju124/Project-HDL,61759921,Verilog,Project-HDL,208,0,2016-06-23 00:15:53+00:00,[],https://api.github.com/licenses/gpl-3.0
460,https://github.com/GrahamWhyte/CPEN-311-Lab1.git,2016-05-12 20:22:23+00:00,,1,GrahamWhyte/CPEN-311-Lab1,58674098,Verilog,CPEN-311-Lab1,118093,0,2016-05-13 18:35:36+00:00,[],None
461,https://github.com/garlapatirahul/AWGN.git,2016-06-13 17:06:48+00:00,,0,garlapatirahul/AWGN,61054770,Verilog,AWGN,641,0,2016-06-22 00:47:00+00:00,[],None
462,https://github.com/koalabearguo/udp_ip.git,2016-05-17 02:41:47+00:00,,0,koalabearguo/udp_ip,58984609,Verilog,udp_ip,10,0,2016-05-17 02:43:56+00:00,[],None
463,https://github.com/joaquingonz7/verilogProject.git,2016-05-25 00:25:24+00:00,,0,joaquingonz7/verilogProject,59617971,Verilog,verilogProject,4,0,2016-05-25 00:38:07+00:00,[],None
464,https://github.com/katsos/my-verilog-projects.git,2016-05-26 11:14:12+00:00,"Harokopio University of Athens, Modern Computer Architecture 2016",0,katsos/my-verilog-projects,59744198,Verilog,my-verilog-projects,3,0,2017-07-26 08:06:19+00:00,[],None
465,https://github.com/MuzammilKhan/FPGAGAME.git,2016-05-30 13:37:53+00:00,Game on FPGA (Details Soon),0,MuzammilKhan/FPGAGAME,60012838,Verilog,FPGAGAME,26,0,2016-05-30 13:42:56+00:00,[],None
466,https://github.com/Twinkle0613/PWM_generator_Quartus_II.git,2016-06-06 04:23:41+00:00,,1,Twinkle0613/PWM_generator_Quartus_II,60498328,Verilog,PWM_generator_Quartus_II,495,0,2016-06-06 04:31:08+00:00,[],None
467,https://github.com/ocxtal/ledblinker.git,2016-06-03 17:00:51+00:00,LED blinker module on PSoC3 / 5,0,ocxtal/ledblinker,60364012,Verilog,ledblinker,67,0,2016-06-03 17:02:41+00:00,[],None
468,https://github.com/zweed4u/Hardware-Description-Language.git,2016-08-26 20:29:18+00:00,RIT CPET-342 Hardware Description Language Laboratory,0,zweed4u/Hardware-Description-Language,66677369,Verilog,Hardware-Description-Language,49442,0,2016-12-07 04:34:41+00:00,[],https://api.github.com/licenses/mit
469,https://github.com/mtikekar/verilog-config.git,2016-07-14 02:39:44+00:00,An example of using Verilog 2001 config blocks,0,mtikekar/verilog-config,63295931,Verilog,verilog-config,1,0,2016-07-14 02:40:11+00:00,[],None
470,https://github.com/santa233/AWGN_IP.git,2016-08-03 02:18:40+00:00,,0,santa233/AWGN_IP,64807859,Verilog,AWGN_IP,13074,0,2016-08-03 03:39:33+00:00,[],None
471,https://github.com/guopan/CCDL_FPGA_ADQ214.git,2016-08-02 06:52:59+00:00,,2,guopan/CCDL_FPGA_ADQ214,64732163,Verilog,CCDL_FPGA_ADQ214,120,0,2016-08-02 07:24:33+00:00,[],None
472,https://github.com/danlm/CSE320_Sources.git,2016-09-06 08:19:32+00:00,"Verilog sources for ""Digital Design and Synthesis"" class",0,danlm/CSE320_Sources,67488393,Verilog,CSE320_Sources,32,0,2016-09-06 08:41:05+00:00,[],https://api.github.com/licenses/gpl-3.0
473,https://github.com/hgorjiara/cal.git,2016-09-05 01:04:04+00:00,,0,hgorjiara/cal,67376990,Verilog,cal,58929,0,2016-09-05 01:09:08+00:00,[],None
474,https://github.com/sukruthivempati/NIOSII.git,2016-08-10 00:44:55+00:00,,0,sukruthivempati/NIOSII,65338135,Verilog,NIOSII,6,0,2016-08-10 00:47:09+00:00,[],None
475,https://github.com/sarin20/tarasic_verilog.git,2016-08-31 13:49:51+00:00,,0,sarin20/tarasic_verilog,67041618,Verilog,tarasic_verilog,9,0,2016-08-31 14:28:35+00:00,[],None
476,https://github.com/CristianJuan/ICOM4215CPU.git,2016-07-11 19:29:46+00:00,The ICOM 4215 CPU Project.,0,CristianJuan/ICOM4215CPU,63096110,Verilog,ICOM4215CPU,5686,0,2016-07-11 19:42:09+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/qu1j0t3/verilog-navabi.git,2016-07-12 02:06:47+00:00,"Exercises from Verilog Digital System Design, 2nd ed, Navabi",0,qu1j0t3/verilog-navabi,63117308,Verilog,verilog-navabi,5,0,2016-07-12 02:13:03+00:00,[],None
478,https://github.com/JamesWP/UNI-Y3-System-on-chip.git,2016-07-28 13:12:30+00:00,University of manchester year three system on chip coursework ,0,JamesWP/UNI-Y3-System-on-chip,64396734,Verilog,UNI-Y3-System-on-chip,879,0,2016-07-28 13:13:10+00:00,[],None
479,https://github.com/zengfu/Graduation-project.git,2016-05-17 00:58:50+00:00,Graduation project,0,zengfu/Graduation-project,58978651,Verilog,Graduation-project,9,0,2016-05-17 01:06:24+00:00,[],None
480,https://github.com/Taku78U/FIFO_without_elm_cnt.git,2016-05-14 17:00:51+00:00,,0,Taku78U/FIFO_without_elm_cnt,58819550,Verilog,FIFO_without_elm_cnt,5,0,2016-05-14 17:48:31+00:00,[],None
481,https://github.com/Aaron-Zhao123/online_div_ver_two.git,2016-04-28 10:55:43+00:00,Second version of divider,0,Aaron-Zhao123/online_div_ver_two,57295078,Verilog,online_div_ver_two,232,0,2016-04-28 11:03:32+00:00,[],None
482,https://github.com/kunhuahuang/KH32.git,2016-04-28 14:12:11+00:00,"A small 32-bit RISC coprocessor. No interrupt or system call yet. The purpose is to increase the instruction density and  computing speed. In the ISA, there exist 16-bit instruction that can parallel computing in the Dual ALU.",1,kunhuahuang/KH32,57307016,Verilog,KH32,34,0,2016-04-28 14:16:16+00:00,[],https://api.github.com/licenses/mit
483,https://github.com/Taylorp913/HtdwrTrjnFPGA.git,2016-04-29 17:18:52+00:00,added example code,1,Taylorp913/HtdwrTrjnFPGA,57401124,Verilog,HtdwrTrjnFPGA,17088,0,2016-04-29 17:20:08+00:00,[],None
484,https://github.com/mengcz13/Double_eye_dist.git,2016-05-18 03:45:34+00:00,Verilog project of 2015-2016 Spring Digital Logic Design,0,mengcz13/Double_eye_dist,59079741,Verilog,Double_eye_dist,58,0,2016-05-18 03:49:50+00:00,[],None
485,https://github.com/Jeffffffff81/L1.git,2016-05-14 00:04:13+00:00,,0,Jeffffffff81/L1,58780316,Verilog,L1,1542,0,2016-05-14 00:14:22+00:00,[],None
486,https://github.com/kevchentw/COLAB3.git,2016-05-13 14:36:31+00:00,,0,kevchentw/COLAB3,58747816,Verilog,COLAB3,359,0,2016-05-13 14:40:11+00:00,[],None
487,https://github.com/Dwade3/MMU.git,2016-05-17 01:12:54+00:00,,0,Dwade3/MMU,58979324,Verilog,MMU,8,0,2016-05-17 01:14:22+00:00,[],None
488,https://github.com/Pehesi97/cefet-laoc2-tomasulo.git,2016-05-20 06:20:54+00:00,,0,Pehesi97/cefet-laoc2-tomasulo,59270080,Verilog,cefet-laoc2-tomasulo,324,0,2016-05-20 06:24:33+00:00,[],None
489,https://github.com/willtuna/Lab04_2nd.git,2016-05-24 16:07:50+00:00,,0,willtuna/Lab04_2nd,59588455,Verilog,Lab04_2nd,2825,0,2016-05-24 16:09:26+00:00,[],None
490,https://github.com/Chun-Feng/2R1W-Memory-Design.git,2016-05-30 10:47:03+00:00,Here offer 2R1W-based building block to proposed methodology to create multi-ported memory design. And different design to support more multi-ported level growth tree.,0,Chun-Feng/2R1W-Memory-Design,60002622,Verilog,2R1W-Memory-Design,28,0,2020-08-20 00:50:16+00:00,[],None
491,https://github.com/DSDL2016/project2.git,2016-05-12 09:38:30+00:00,,0,DSDL2016/project2,58628404,Verilog,project2,66,0,2016-05-28 06:25:47+00:00,[],
492,https://github.com/dsantamaria1/lab2_Verification.git,2016-05-09 21:00:05+00:00,,0,dsantamaria1/lab2_Verification,58407847,Verilog,lab2_Verification,6588,0,2016-05-09 21:05:41+00:00,[],None
493,https://github.com/bgenidy/Intro-to-FPGA.git,2016-05-27 19:43:09+00:00,Intro to FPGA Class code,0,bgenidy/Intro-to-FPGA,59859203,Verilog,Intro-to-FPGA,592,0,2016-05-27 20:31:57+00:00,[],None
494,https://github.com/aldemirenes/Basic-Computer.git,2016-07-04 23:06:27+00:00,,0,aldemirenes/Basic-Computer,62592079,Verilog,Basic-Computer,2,0,2016-07-04 23:08:59+00:00,[],None
495,https://github.com/furkanmumcu/Extended-MIPS-Processor.git,2016-06-08 15:40:24+00:00,MIPS extended CPU implemented in Verilog,0,furkanmumcu/Extended-MIPS-Processor,60709354,Verilog,Extended-MIPS-Processor,13,0,2016-06-09 06:45:39+00:00,[],None
496,https://github.com/glocka/Bubblesort-vs-Quicksort.git,2016-07-05 13:51:57+00:00,c and Asembler,0,glocka/Bubblesort-vs-Quicksort,62640677,Verilog,Bubblesort-vs-Quicksort,3037,0,2016-07-05 14:29:47+00:00,[],https://api.github.com/licenses/gpl-3.0
497,https://github.com/DingjZhang/Single-Cycle-MIPS-CPU.git,2016-05-04 04:18:42+00:00,Lab5 on cod,0,DingjZhang/Single-Cycle-MIPS-CPU,58022351,Verilog,Single-Cycle-MIPS-CPU,9,0,2016-05-04 04:42:49+00:00,[],None
498,https://github.com/WayneZhenLi/Microprocessor.git,2016-04-30 06:04:34+00:00,,0,WayneZhenLi/Microprocessor,57429494,Verilog,Microprocessor,9,0,2016-04-30 06:06:48+00:00,[],None
499,https://github.com/lianglee/DLD.git,2016-04-29 16:45:38+00:00,DLD Labs,0,lianglee/DLD,57399341,Verilog,DLD,175,0,2016-04-29 16:46:36+00:00,[],None
500,https://github.com/Furtini/entrega2-processadormulticiclo.git,2016-05-08 14:58:49+00:00,Segunda entrega do trabalho pratico de OC2 - Porcessador Multiciclo para FPGA,1,Furtini/entrega2-processadormulticiclo,58317182,Verilog,entrega2-processadormulticiclo,29963,0,2018-10-19 19:59:19+00:00,[],None
501,https://github.com/xanatower/RPN_Calculator_DE1.git,2016-06-01 06:06:25+00:00,,0,xanatower/RPN_Calculator_DE1,60149918,Verilog,RPN_Calculator_DE1,8,0,2016-06-01 06:07:54+00:00,[],None
502,https://github.com/MartinBR95/-Controlador-e-interfaz-en-FPGA-para-RTC-.git,2016-07-29 15:37:57+00:00,,0,MartinBR95/-Controlador-e-interfaz-en-FPGA-para-RTC-,64491537,Verilog,-Controlador-e-interfaz-en-FPGA-para-RTC-,735,0,2018-02-11 00:55:22+00:00,[],None
503,https://github.com/zdfmessi/fpga.git,2016-08-01 03:57:11+00:00,,0,zdfmessi/fpga,64634520,Verilog,fpga,0,0,2017-03-09 05:21:59+00:00,[],None
504,https://github.com/patrickzhan/codingground.git,2016-08-01 13:43:52+00:00,Main Repository for Coding Ground,0,patrickzhan/codingground,64670337,Verilog,codingground,0,0,2016-08-01 13:43:55+00:00,[],None
505,https://github.com/pichu0528/Finite_State_Machine_Circuit.git,2016-09-04 23:32:01+00:00,CSE140L Lab3,0,pichu0528/Finite_State_Machine_Circuit,67373600,Verilog,Finite_State_Machine_Circuit,6,0,2016-09-04 23:46:30+00:00,[],None
506,https://github.com/johnpisces2/GCD-by-MIPS-CPU.git,2016-07-19 12:51:52+00:00,MIPS CPU implemented in Verilog,0,johnpisces2/GCD-by-MIPS-CPU,63693545,Verilog,GCD-by-MIPS-CPU,6,0,2016-08-17 12:02:30+00:00,[],None
507,https://github.com/ProyectosElectronica/ControladorVGA.git,2016-09-01 06:31:32+00:00,Controlador VGA en FPGA Nexys 4.   Proyecto introductorio. Lenguaje HDL Verilog.,1,ProyectosElectronica/ControladorVGA,67104579,Verilog,ControladorVGA,6,0,2016-09-01 06:49:44+00:00,[],None
508,https://github.com/bzl3/ece4750-tut4-verilog.git,2016-08-27 22:39:58+00:00,ECE 4750 Tutorial 4: Verilog Hardware Description Language,222,bzl3/ece4750-tut4-verilog,66738624,Verilog,ece4750-tut4-verilog,42,0,2022-08-31 04:57:22+00:00,[],None
509,https://github.com/jaem/mmr.git,2016-08-05 21:23:44+00:00,,0,jaem/mmr,65049972,Verilog,mmr,64,0,2016-11-16 01:05:26+00:00,[],https://api.github.com/licenses/gpl-2.0
510,https://github.com/jeronimonunes/mips.git,2016-09-05 01:58:47+00:00,,0,jeronimonunes/mips,67379787,Verilog,mips,684,0,2016-09-05 01:59:32+00:00,[],None
511,https://github.com/hemanthtulimilli/FPGA-RoadRash.git,2016-08-06 04:46:35+00:00,Developed on Digilent Nexys4 DDR FPGA development board with integration to VGA Display and programming to Picoblaze.,0,hemanthtulimilli/FPGA-RoadRash,65065444,Verilog,FPGA-RoadRash,492,0,2021-01-26 15:10:32+00:00,[],None
512,https://github.com/hzfGuardian/MipsPipelineCPU.git,2016-05-23 01:15:44+00:00,This is a pipeline cpu in mips ISA. ,0,hzfGuardian/MipsPipelineCPU,59442860,Verilog,MipsPipelineCPU,44,0,2016-05-23 01:44:36+00:00,[],None
513,https://github.com/terrabite3/NiosDemo.git,2016-05-20 23:24:10+00:00,,0,terrabite3/NiosDemo,59331919,Verilog,NiosDemo,801,0,2016-05-21 02:18:49+00:00,[],None
514,https://github.com/spersvold/minimig-de0_cv.git,2016-05-21 06:29:06+00:00,,0,spersvold/minimig-de0_cv,59345452,Verilog,minimig-de0_cv,696,0,2017-09-23 10:31:58+00:00,[],None
515,https://github.com/0xff07/CO-HW3-MIPS-Pipline.git,2016-06-07 17:06:57+00:00,,0,0xff07/CO-HW3-MIPS-Pipline,60631566,Verilog,CO-HW3-MIPS-Pipline,20075,0,2016-06-07 17:21:10+00:00,[],None
516,https://github.com/d0ublemur/TravisCollab-FPGA.git,2016-08-27 04:22:19+00:00,,0,d0ublemur/TravisCollab-FPGA,66695690,Verilog,TravisCollab-FPGA,7,0,2016-08-27 04:28:03+00:00,[],None
517,https://github.com/lleon95/proy_2_grupo_7_II_2016.git,2016-08-30 15:47:34+00:00,Repositorio del proyecto 2 de Laboratorio de Diseño de Sistemas Digitales - TEC CR. ,0,lleon95/proy_2_grupo_7_II_2016,66955108,Verilog,proy_2_grupo_7_II_2016,29617,0,2016-09-11 03:49:40+00:00,[],None
518,https://github.com/oskrd/BulldozerCPU.git,2016-08-31 21:04:16+00:00,"Procesador pipeline Vectorial, con aplicación DSP en imágenes",1,oskrd/BulldozerCPU,67073362,Verilog,BulldozerCPU,2675,0,2016-09-01 05:16:05+00:00,[],None
519,https://github.com/pichu0528/SHA1.git,2016-09-04 01:41:01+00:00,SHA1 Secure Hash Algorithm,0,pichu0528/SHA1,67320040,Verilog,SHA1,9,0,2016-09-04 01:50:30+00:00,[],None
520,https://github.com/firedom/combin-for-FPGA.git,2016-08-30 14:27:12+00:00,"Build 74series(e.g. 74138) and some combinational logic for FPGA, verilog.",0,firedom/combin-for-FPGA,66948130,Verilog,combin-for-FPGA,43,0,2016-09-01 04:14:51+00:00,[],https://api.github.com/licenses/gpl-3.0
521,https://github.com/AXhing-LLW/MotionDetection_HDL-Verilog.git,2016-08-30 17:08:18+00:00,,0,AXhing-LLW/MotionDetection_HDL-Verilog,66961209,Verilog,MotionDetection_HDL-Verilog,21250,0,2017-07-28 02:33:58+00:00,[],None
522,https://github.com/naveenvignesh/arb_diff_style.git,2016-07-18 01:40:20+00:00,,0,naveenvignesh/arb_diff_style,63561568,Verilog,arb_diff_style,6317,0,2018-07-09 05:36:34+00:00,[],None
523,https://github.com/Alina-L/FPGA_SS_2016.git,2016-06-28 08:28:41+00:00,,0,Alina-L/FPGA_SS_2016,62123716,Verilog,FPGA_SS_2016,2860,0,2016-07-05 13:06:08+00:00,[],None
524,https://github.com/expiron/MusicCalculator.git,2016-06-28 04:48:24+00:00,,0,expiron/MusicCalculator,62110866,Verilog,MusicCalculator,308,0,2023-01-28 17:28:24+00:00,[],None
525,https://github.com/ssk1328/float16-fpga-mapping.git,2016-07-05 17:20:46+00:00,This describes FPGA mapping of simple components involved in float 16 arithmetic,0,ssk1328/float16-fpga-mapping,62655617,Verilog,float16-fpga-mapping,2,0,2016-07-05 17:46:26+00:00,[],None
526,https://github.com/ChoretLonger/basys3_graphic.git,2016-04-30 13:37:39+00:00,something boring,0,ChoretLonger/basys3_graphic,57443303,Verilog,basys3_graphic,27,0,2016-04-30 13:37:50+00:00,[],None
527,https://github.com/Marcoslz22/Tercer_Proyecto.git,2016-05-04 05:40:36+00:00,,0,Marcoslz22/Tercer_Proyecto,58025743,Verilog,Tercer_Proyecto,123,0,2016-05-23 07:02:13+00:00,[],https://api.github.com/licenses/mit
528,https://github.com/lunt7/DigitalArithmetic.git,2016-05-02 01:03:45+00:00,,0,lunt7/DigitalArithmetic,57859180,Verilog,DigitalArithmetic,2,0,2016-05-02 01:08:54+00:00,[],None
529,https://github.com/yun-cloud/DLD-lab4.git,2016-05-12 12:33:40+00:00,GCD by verilog using sub(from ALU),0,yun-cloud/DLD-lab4,58639875,Verilog,DLD-lab4,45,0,2016-05-12 12:34:42+00:00,[],None
530,https://github.com/scheah/cse240b.git,2016-05-12 04:22:19+00:00,,0,scheah/cse240b,58607229,Verilog,cse240b,1276,0,2016-06-07 18:29:54+00:00,[],None
531,https://github.com/Alberto-Castro/proy_2_grupo_7_sem_1_2016.git,2016-04-29 19:11:29+00:00,,0,Alberto-Castro/proy_2_grupo_7_sem_1_2016,57407211,Verilog,proy_2_grupo_7_sem_1_2016,45,0,2016-04-29 19:22:19+00:00,[],None
532,https://github.com/hku-casr/atom-droplet.git,2016-04-28 19:52:32+00:00,,0,hku-casr/atom-droplet,57329658,Verilog,atom-droplet,868,0,2016-04-30 14:33:29+00:00,[],None
533,https://github.com/konopoly/pipeline_datapath_5stages.git,2016-04-28 19:54:52+00:00,,0,konopoly/pipeline_datapath_5stages,57329788,Verilog,pipeline_datapath_5stages,52,0,2016-05-05 11:56:37+00:00,[],None
534,https://github.com/DingjZhang/Multi-Cycle-MIPS-CPU.git,2016-05-08 15:34:33+00:00,lab6 on cod,0,DingjZhang/Multi-Cycle-MIPS-CPU,58318786,Verilog,Multi-Cycle-MIPS-CPU,9,0,2016-05-08 15:35:58+00:00,[],None
535,https://github.com/blitz79/Nexys4DDR_Verilog_Vivado.git,2016-04-30 08:39:29+00:00,Projects with verilog on Vivado on Nexys4DDR FPGA board,1,blitz79/Nexys4DDR_Verilog_Vivado,57433975,Verilog,Nexys4DDR_Verilog_Vivado,9,0,2016-04-30 22:29:32+00:00,[],None
536,https://github.com/mclin0921/ECE-241.git,2016-05-24 12:33:39+00:00,Verilog,0,mclin0921/ECE-241,59571634,Verilog,ECE-241,221472,0,2020-02-03 18:15:55+00:00,[],None
537,https://github.com/Raimmaster/Breakout-FPGA.git,2016-06-15 14:54:41+00:00,"Digital Logic Design Q2 - 2016 Project , continued in Computer Organization Q4 - 2016 (Super Breakout II); Breakout clone programmed in Verilog for FPGA board",0,Raimmaster/Breakout-FPGA,61216475,Verilog,Breakout-FPGA,23123,0,2016-12-06 03:29:36+00:00,[],https://api.github.com/licenses/gpl-3.0
538,https://github.com/ThadeuFerreira/Bluespec_Counter.git,2016-06-03 20:45:47+00:00,Bluespec HDL introdution course.,0,ThadeuFerreira/Bluespec_Counter,60376663,Verilog,Bluespec_Counter,4,0,2016-06-03 21:01:37+00:00,[],None
539,https://github.com/Jet8225/ICOM4215_processor.git,2016-06-04 16:34:00+00:00,Project for class based on ARM Architecture,0,Jet8225/ICOM4215_processor,60419791,Verilog,ICOM4215_processor,30,0,2016-06-04 16:41:24+00:00,[],None
540,https://github.com/hoangthinh2016/MIPS-Verilog.git,2016-05-04 02:24:58+00:00,,0,hoangthinh2016/MIPS-Verilog,58016524,Verilog,MIPS-Verilog,5,0,2016-05-04 02:30:01+00:00,[],None
541,https://github.com/Jpereyra316/359Project2.git,2016-05-06 17:50:37+00:00,,1,Jpereyra316/359Project2,58224973,Verilog,359Project2,288,0,2016-05-06 17:57:42+00:00,[],None
542,https://github.com/ktheodosiou/ce232-Organization-and-Design-PC.git,2016-05-16 20:09:57+00:00,,0,ktheodosiou/ce232-Organization-and-Design-PC,58963868,Verilog,ce232-Organization-and-Design-PC,2804,0,2016-05-16 20:12:24+00:00,[],None
543,https://github.com/heyyeh12/audio_controller.git,2016-04-26 23:24:45+00:00,,0,heyyeh12/audio_controller,57168611,Verilog,audio_controller,418,0,2016-04-26 23:56:02+00:00,[],None
544,https://github.com/ethlogic/template.git,2016-08-12 07:55:49+00:00,,1,ethlogic/template,65534626,Verilog,template,14731,0,2016-11-10 18:51:50+00:00,[],None
545,https://github.com/traz64/Pong-verilog.git,2016-06-14 04:37:48+00:00,,0,traz64/Pong-verilog,61092080,Verilog,Pong-verilog,103,0,2016-06-14 04:42:02+00:00,[],https://api.github.com/licenses/mit
546,https://github.com/blghnbngl/BasComp.git,2016-06-29 12:35:00+00:00,Basic Computer Behavioral Description,0,blghnbngl/BasComp,62224543,Verilog,BasComp,153,0,2019-03-18 18:08:17+00:00,[],None
547,https://github.com/selimolcum/De2i-150_Toy_Projects.git,2016-08-10 16:24:57+00:00,simple projects to test FPGA-CPU communications,1,selimolcum/De2i-150_Toy_Projects,65398125,Verilog,De2i-150_Toy_Projects,27832,0,2016-08-10 16:27:01+00:00,[],None
548,https://github.com/not-david/MINI.git,2016-09-09 04:11:39+00:00,,0,not-david/MINI,67764936,Verilog,MINI,12,0,2016-09-09 04:14:38+00:00,[],None
549,https://github.com/JeremyLi/opention.git,2016-08-28 00:15:49+00:00,,0,JeremyLi/opention,66741370,Verilog,opention,1537,0,2016-08-29 00:05:50+00:00,[],None
550,https://github.com/Julianarch/VGA.git,2016-08-28 19:27:33+00:00,Controlador VGA,0,Julianarch/VGA,66786627,Verilog,VGA,34,0,2016-08-28 19:55:34+00:00,[],None
551,https://github.com/kevinzsd/ncsim_mix_simulation.git,2016-09-06 14:02:41+00:00,Example of mix vhdl and verilog simulation using ncsim,1,kevinzsd/ncsim_mix_simulation,67513423,Verilog,ncsim_mix_simulation,1,0,2016-09-06 23:47:49+00:00,[],None
552,https://github.com/walei163/dca-270.git,2016-08-02 09:56:26+00:00,dca-270项目的硬件设计资料，从V2.0开始采用Git来进行版本管理。,3,walei163/dca-270,64745583,Verilog,dca-270,17835,0,2016-08-02 09:59:06+00:00,[],None
553,https://github.com/wwwaldo/258_Verilog.git,2016-07-14 03:09:28+00:00,Verilog project.,0,wwwaldo/258_Verilog,63297863,Verilog,258_Verilog,14,0,2016-07-14 03:13:49+00:00,[],None
554,https://github.com/collegefishies/decisive-pony.git,2016-07-15 13:14:48+00:00,HDL Code for controlling the PTS-FPGA controller. ,0,collegefishies/decisive-pony,63423094,Verilog,decisive-pony,21776,0,2016-07-16 20:02:33+00:00,[],None
555,https://github.com/willtuna/Digital_System_Design-Final_Project.git,2016-06-19 12:20:05+00:00,"Final Project of DCS to design a ""猜數字遊戲"" arcade",0,willtuna/Digital_System_Design-Final_Project,61478737,Verilog,Digital_System_Design-Final_Project,2127,0,2016-06-19 12:39:42+00:00,[],None
556,https://github.com/seijirom/vivado-dice.git,2016-06-19 08:53:52+00:00,,0,seijirom/vivado-dice,61471884,Verilog,vivado-dice,61,0,2016-06-19 15:39:18+00:00,[],None
557,https://github.com/tatsuki-m/Rubik-s-Cube.git,2016-06-24 01:56:35+00:00,,2,tatsuki-m/Rubik-s-Cube,61849257,Verilog,Rubik-s-Cube,4827,0,2016-06-24 02:00:39+00:00,[],None
558,https://github.com/joonahn/multi_cycle.git,2016-04-25 11:30:47+00:00,SSAMAI Multicycle CPU,0,joonahn/multi_cycle,57036502,Verilog,multi_cycle,1423,0,2018-05-02 07:10:40+00:00,[],None
559,https://github.com/b3rquist/EE371Lab2.git,2016-04-26 22:38:22+00:00,Lab 2,0,b3rquist/EE371Lab2,57166629,Verilog,EE371Lab2,3,0,2016-04-26 22:43:31+00:00,[],None
560,https://github.com/muzilinxi90/OpenMIPS-SOPC.git,2016-05-26 14:16:56+00:00,OpenMIPS-SOPC——《自己动手写CPU》SOPC部分,0,muzilinxi90/OpenMIPS-SOPC,59756059,Verilog,OpenMIPS-SOPC,147,0,2017-03-04 16:38:17+00:00,['verilog'],None
561,https://github.com/bartosz0403/inzz.git,2016-05-27 11:10:52+00:00,,0,bartosz0403/inzz,59828868,Verilog,inzz,10983,0,2016-05-27 11:13:34+00:00,[],None
562,https://github.com/krutarthkikani/OCP-Assertions.git,2016-05-08 09:24:49+00:00,Assertions for OCP basic configuration,0,krutarthkikani/OCP-Assertions,58305002,Verilog,OCP-Assertions,1,0,2016-05-08 09:25:13+00:00,[],None
563,https://github.com/DigitialLogicSummerCourse2016/Single-Cycle-CPU.git,2016-06-06 10:06:13+00:00,A MIPS Single Cycle CPU,0,DigitialLogicSummerCourse2016/Single-Cycle-CPU,60518300,Verilog,Single-Cycle-CPU,98,0,2016-06-06 10:09:19+00:00,[],None
564,https://github.com/vgbraga/DE2TVGalaga.git,2016-05-26 15:37:29+00:00,,0,vgbraga/DE2TVGalaga,59762302,Verilog,DE2TVGalaga,283346,0,2016-06-07 20:37:04+00:00,[],None
565,https://github.com/Daniel-Sandoval-Adanis/IIIProyecto_Grupo9_ISemestre_2016_Oviedo_Sandoval.git,2016-06-08 22:27:25+00:00,lab,0,Daniel-Sandoval-Adanis/IIIProyecto_Grupo9_ISemestre_2016_Oviedo_Sandoval,60734917,Verilog,IIIProyecto_Grupo9_ISemestre_2016_Oviedo_Sandoval,85,0,2016-06-08 22:27:45+00:00,[],None
566,https://github.com/adrianradulescu/I2C.git,2016-06-30 20:51:04+00:00,Interface to work with PS2 keyboard,0,adrianradulescu/I2C,62341455,Verilog,I2C,388,0,2021-04-13 11:00:55+00:00,[],None
567,https://github.com/NJU-CS-SYS/spi_flash.git,2016-07-06 16:38:23+00:00,,0,NJU-CS-SYS/spi_flash,62737182,Verilog,spi_flash,48,0,2016-07-07 06:40:32+00:00,[],None
568,https://github.com/junolym/cpum.git,2016-05-18 07:57:15+00:00,,0,junolym/cpum,59094305,Verilog,cpum,14,0,2017-06-30 13:18:56+00:00,[],None
569,https://github.com/pengyou12/SyncFPGA.git,2016-05-18 05:23:33+00:00,,0,pengyou12/SyncFPGA,59084398,Verilog,SyncFPGA,6,0,2016-05-18 05:29:55+00:00,[],None
570,https://github.com/hcng10/isp_on_roach.git,2016-05-18 09:59:28+00:00,Process the Images generated by the roach system,0,hcng10/isp_on_roach,59103985,Verilog,isp_on_roach,46476,0,2020-10-27 16:16:27+00:00,[],None
571,https://github.com/rstasney/540Nexy.git,2016-05-19 22:32:32+00:00,Dungeon Crawler ,1,rstasney/540Nexy,59247548,Verilog,540Nexy,2466,0,2016-05-29 04:12:11+00:00,[],None
572,https://github.com/masson2013/NewJIT_ACC8.git,2016-04-29 01:57:08+00:00,NewJIT for 8 nodes and PR,0,masson2013/NewJIT_ACC8,57346775,Verilog,NewJIT_ACC8,3759,0,2016-04-29 02:23:53+00:00,[],None
573,https://github.com/gelloria/ProyectoGraduacion.git,2016-08-22 20:13:05+00:00,,0,gelloria/ProyectoGraduacion,66304611,Verilog,ProyectoGraduacion,6,0,2016-08-22 20:23:49+00:00,[],None
574,https://github.com/joseduquem/TLS---20162.git,2016-09-03 05:44:25+00:00,,0,joseduquem/TLS---20162,67273486,Verilog,TLS---20162,25654,0,2016-10-25 00:18:14+00:00,[],None
575,https://github.com/samgianelli/FPGA-Pong.git,2016-09-09 05:59:14+00:00,Code for a game that can be synthesized to an FPGA board where one or two players can bounce a moving LED back and forth by carefully timing their button presses.,0,samgianelli/FPGA-Pong,67770333,Verilog,FPGA-Pong,23,0,2016-09-09 06:07:56+00:00,[],None
576,https://github.com/pichu0528/8_Bit_Adder_And_Subtractor.git,2016-09-04 23:15:40+00:00,CSE140L Lab2,0,pichu0528/8_Bit_Adder_And_Subtractor,67373092,Verilog,8_Bit_Adder_And_Subtractor,1,0,2016-09-04 23:29:47+00:00,[],None
577,https://github.com/0xff07/CO-HW2-32bits-Single-Cycle-MIPS.git,2016-09-01 13:00:23+00:00,,0,0xff07/CO-HW2-32bits-Single-Cycle-MIPS,67131438,Verilog,CO-HW2-32bits-Single-Cycle-MIPS,385,0,2016-09-01 13:02:51+00:00,[],None
578,https://github.com/Deiugarte/FSM.git,2016-09-01 01:58:30+00:00,,0,Deiugarte/FSM,67088902,Verilog,FSM,21,0,2016-09-01 01:59:24+00:00,[],None
579,https://github.com/Guan-Wei/testbench_lib.git,2016-08-26 15:12:12+00:00,Build the testbench library.,0,Guan-Wei/testbench_lib,66657329,Verilog,testbench_lib,4,0,2021-11-03 07:55:03+00:00,[],None
580,https://github.com/omaigaphx/SENSE.git,2016-08-18 05:41:46+00:00,,0,omaigaphx/SENSE,65968484,Verilog,SENSE,11,0,2016-08-18 05:44:26+00:00,[],None
581,https://github.com/luiso1530/DigitalesTEC.git,2016-08-09 06:13:34+00:00,Programas del curso de Lab de Digitales ITCR,0,luiso1530/DigitalesTEC,65268011,Verilog,DigitalesTEC,552,0,2016-08-14 14:46:21+00:00,[],None
582,https://github.com/JTJL/IO_polling.git,2016-06-12 16:06:09+00:00,SummerCourse@ZJU.CSC,0,JTJL/IO_polling,60976173,Verilog,IO_polling,1636,0,2016-11-05 22:26:28+00:00,[],None
583,https://github.com/nadaawad/complex-design.git,2016-06-14 11:25:18+00:00,,0,nadaawad/complex-design,61117153,Verilog,complex-design,34355,0,2016-06-14 11:31:53+00:00,[],None
584,https://github.com/LiJiaT/FPGA.git,2016-08-05 01:42:35+00:00,,0,LiJiaT/FPGA,64979403,Verilog,FPGA,10554,0,2016-08-05 03:31:56+00:00,[],None
585,https://github.com/evaristo1094/Proyecto_1.git,2016-08-20 00:01:47+00:00,prueba de github,0,evaristo1094/Proyecto_1,66119313,Verilog,Proyecto_1,7,0,2016-08-20 00:01:56+00:00,[],None
586,https://github.com/wyxduee/Hardware.git,2016-07-20 09:09:40+00:00,projects about hardware,0,wyxduee/Hardware,63767282,Verilog,Hardware,25,0,2016-07-20 09:25:19+00:00,[],None
587,https://github.com/gabrielspires/OC1.git,2016-07-02 17:07:01+00:00,,0,gabrielspires/OC1,62461433,Verilog,OC1,1025,0,2020-11-19 17:18:30+00:00,[],None
588,https://github.com/abemac/verilog-to-fsm.git,2016-06-20 17:41:42+00:00,converts verilog files to FSMs,0,abemac/verilog-to-fsm,61567755,Verilog,verilog-to-fsm,12138,0,2016-06-20 18:12:14+00:00,[],None
589,https://github.com/Inud/position-detector-hc-sr04-8x8-Led-Matrix-De1-Verilog-.git,2016-07-05 16:08:34+00:00,,0,Inud/position-detector-hc-sr04-8x8-Led-Matrix-De1-Verilog-,62651100,Verilog,position-detector-hc-sr04-8x8-Led-Matrix-De1-Verilog-,5346,0,2016-07-05 17:49:39+00:00,[],None
590,https://github.com/sdbuch/esn_v.git,2016-06-29 18:20:30+00:00,Verilog echo state network implementation for online signal processing,0,sdbuch/esn_v,62248032,Verilog,esn_v,37719,0,2023-08-24 19:45:52+00:00,[],https://api.github.com/licenses/apache-2.0
591,https://github.com/ckcompton/4bitALU.git,2016-07-08 20:56:41+00:00,"4bit ALU with add , subtract, and compare functions",0,ckcompton/4bitALU,62917034,Verilog,4bitALU,9,0,2016-07-08 20:59:39+00:00,[],None
592,https://github.com/SQUIER22/OiAK-PROJEKT.git,2016-06-02 17:09:25+00:00,"Projekt z OiAK'a, multiplikatory MB NR4SD-, NR4SD+",0,SQUIER22/OiAK-PROJEKT,60282613,Verilog,OiAK-PROJEKT,454,0,2016-06-02 17:12:32+00:00,[],None
593,https://github.com/expiron/RemoteCalculator.git,2016-07-05 01:56:55+00:00,,0,expiron/RemoteCalculator,62598261,Verilog,RemoteCalculator,169,0,2023-01-28 17:28:24+00:00,[],None
594,https://github.com/jonsonxp/shell-vc707-riffa2-ap_fifo32.git,2016-07-04 07:17:36+00:00,A hCODE shell based on RIFFA2.2.1 (VC707_Gen2x8If128) PCIe module.,0,jonsonxp/shell-vc707-riffa2-ap_fifo32,62540093,Verilog,shell-vc707-riffa2-ap_fifo32,17947,0,2016-08-04 02:13:36+00:00,[],
595,https://github.com/colinww/spi-core-generator.git,2016-07-19 16:38:25+00:00,A python-based tool that loads user-provided definition files (defining registers and fields) and generates a synthesizable SPI interface. A set of python classes is also generated to aid testbench (verification and eval) development.,0,colinww/spi-core-generator,63711058,Verilog,spi-core-generator,69,0,2016-07-19 21:59:22+00:00,[],https://api.github.com/licenses/gpl-3.0
596,https://github.com/black0ctopus/verilog_tutorials.git,2016-07-20 16:20:27+00:00,,0,black0ctopus/verilog_tutorials,63796420,Verilog,verilog_tutorials,2,0,2016-07-20 16:44:20+00:00,[],None
597,https://github.com/jonsonxp/shell-zybo-xillybus-ap_fifo32.git,2016-08-19 07:14:12+00:00,A hCODE shell based on xillinux-eval-zybo-1.3c module.,0,jonsonxp/shell-zybo-xillybus-ap_fifo32,66061307,Verilog,shell-zybo-xillybus-ap_fifo32,945,0,2016-08-19 07:14:59+00:00,[],
598,https://github.com/chl89828/Verilog-Factorial-Machine.git,2016-05-14 13:51:00+00:00,hardware controller machine to calculate factorial using radix-4 multiplier,0,chl89828/Verilog-Factorial-Machine,58810323,Verilog,Verilog-Factorial-Machine,2818,0,2016-05-14 14:53:56+00:00,[],None
599,https://github.com/Bernard1010/proy_3_grupo_12_sem_1_2016.git,2016-05-17 20:30:18+00:00,Proyecto 3 Laboratorio de Sistemas Digitales,0,Bernard1010/proy_3_grupo_12_sem_1_2016,59056488,Verilog,proy_3_grupo_12_sem_1_2016,193,0,2016-05-17 20:30:59+00:00,[],None
600,https://github.com/dsantamaria1/lab1_Verification.git,2016-05-09 20:52:25+00:00,,0,dsantamaria1/lab1_Verification,58407422,Verilog,lab1_Verification,1459,0,2016-05-09 20:58:42+00:00,[],None
601,https://github.com/justinzhf/MIPS-CPU.git,2016-05-18 02:57:44+00:00,Single-Cycle CPU and Pipeline CPU ，support 50+ MIPS instructions ,0,justinzhf/MIPS-CPU,59077008,Verilog,MIPS-CPU,5869,0,2019-11-29 14:29:18+00:00,[],None
602,https://github.com/tjunxiang92/Verilog-Js-Parser.git,2016-05-19 05:54:46+00:00,Parse Verilog Code into Javascript to be executed,0,tjunxiang92/Verilog-Js-Parser,59177763,Verilog,Verilog-Js-Parser,2,0,2022-03-31 07:57:00+00:00,[],None
603,https://github.com/nadaawad/real-design-one-iteration.git,2016-06-24 11:15:47+00:00,,0,nadaawad/real-design-one-iteration,61879289,Verilog,real-design-one-iteration,20593,0,2016-06-24 11:40:02+00:00,[],None
604,https://github.com/manjeetsingh87/16-bit-RISC.git,2016-05-30 20:57:44+00:00,,0,manjeetsingh87/16-bit-RISC,60038537,Verilog,16-bit-RISC,4,0,2016-05-30 21:03:42+00:00,[],None
605,https://github.com/martin5696/Digital-Flute.git,2016-06-29 15:34:41+00:00,Digital Instrument (Verilog),0,martin5696/Digital-Flute,62237414,Verilog,Digital-Flute,25,0,2016-06-29 15:37:55+00:00,[],None
606,https://github.com/YYYYusuke/CPU.git,2016-06-30 08:35:24+00:00,,0,YYYYusuke/CPU,62294264,Verilog,CPU,683,0,2016-06-30 08:42:14+00:00,[],None
607,https://github.com/wittgacy/micro_ctrl_verilog.git,2016-07-03 09:41:58+00:00,testing micro_ctrl prototyping basics ,0,wittgacy/micro_ctrl_verilog,62490283,Verilog,micro_ctrl_verilog,2,0,2016-07-03 09:51:30+00:00,[],None
608,https://github.com/0xff07/CO-HW4-Cache.git,2016-07-03 16:58:39+00:00,,0,0xff07/CO-HW4-Cache,62506476,Verilog,CO-HW4-Cache,950,0,2016-07-15 08:52:44+00:00,[],None
609,https://github.com/phaniram-sayapaneni/Guessing-Game.git,2016-08-04 01:40:47+00:00,,0,phaniram-sayapaneni/Guessing-Game,64892263,Verilog,Guessing-Game,271,0,2016-08-04 01:40:51+00:00,[],None
610,https://github.com/louislxw/xillybus.git,2016-08-17 15:20:06+00:00,,0,louislxw/xillybus,65918404,Verilog,xillybus,20982,0,2018-05-04 07:54:43+00:00,[],None
611,https://github.com/crispaGM/ANTARES-R2_PBLSD.git,2016-08-29 13:19:50+00:00,,0,crispaGM/ANTARES-R2_PBLSD,66845374,Verilog,ANTARES-R2_PBLSD,4011,0,2016-09-05 03:39:11+00:00,[],None
612,https://github.com/serhatcevikel/verilog.git,2016-08-26 23:25:58+00:00,,0,serhatcevikel/verilog,66685134,Verilog,verilog,1,0,2016-08-26 23:28:22+00:00,[],None
613,https://github.com/kevin-gadek/Pipelined-MIPS_CPU.git,2016-08-26 18:11:06+00:00,,0,kevin-gadek/Pipelined-MIPS_CPU,66669278,Verilog,Pipelined-MIPS_CPU,8,0,2016-08-26 18:14:45+00:00,[],None
614,https://github.com/eipi10ydz/Computer-Organization-and-Design.git,2016-05-03 07:55:36+00:00,Programming Assignments of Computer Organization & Design,0,eipi10ydz/Computer-Organization-and-Design,57951656,Verilog,Computer-Organization-and-Design,5735,0,2016-07-03 12:28:46+00:00,[],None
615,https://github.com/Naveen8989/hello-java.git,2016-04-27 18:34:24+00:00,,0,Naveen8989/hello-java,57236842,Verilog,hello-java,2,0,2016-10-13 02:25:29+00:00,[],None
616,https://github.com/nalak11/MyComputer.git,2016-05-02 07:16:39+00:00,Computer written in verilog,0,nalak11/MyComputer,57871893,Verilog,MyComputer,3,0,2016-05-02 07:18:15+00:00,[],None
617,https://github.com/Marcoslz22/Segundo_Proyecto.git,2016-05-04 02:44:24+00:00,,0,Marcoslz22/Segundo_Proyecto,58017581,Verilog,Segundo_Proyecto,44,0,2016-05-04 02:48:16+00:00,[],https://api.github.com/licenses/mit
618,https://github.com/ChiWeiHsiao/single-cycle-CPU.git,2016-04-24 12:34:07+00:00,,0,ChiWeiHsiao/single-cycle-CPU,56970499,Verilog,single-cycle-CPU,22,0,2016-05-13 10:58:16+00:00,[],None
619,https://github.com/zhouben/CommunicationExperiment.git,2016-04-25 14:54:43+00:00,Experiment for communication,0,zhouben/CommunicationExperiment,57050623,Verilog,CommunicationExperiment,171,0,2016-05-02 11:00:14+00:00,[],None
620,https://github.com/andrewaca/noc-processor.git,2016-05-23 12:26:56+00:00,,0,andrewaca/noc-processor,59480847,Verilog,noc-processor,26841,0,2016-06-02 00:23:50+00:00,[],None
621,https://github.com/danirivas/OpenMIPS.git,2016-05-06 15:29:50+00:00,MIPS SoC Processor,0,danirivas/OpenMIPS,58216789,Verilog,OpenMIPS,33,0,2016-05-06 15:33:13+00:00,[],None
622,https://github.com/LuisAlfaroR/Proy_3_Grupo_11_Sem_1_16.git,2016-05-23 20:15:34+00:00,"Incorporación de un procesador flexible (soft processor) al proyecto 2 para realizar la comunicación entre periféricos; un teclado usb, el RTC y el puerto VGA son parte de los periféricos controlados y comunicados con el PicoBlaze.",0,LuisAlfaroR/Proy_3_Grupo_11_Sem_1_16,59515308,Verilog,Proy_3_Grupo_11_Sem_1_16,140,0,2016-11-04 00:30:29+00:00,[],None
623,https://github.com/srossi93/DLX.git,2016-05-26 15:05:17+00:00,Structural RTL Implementation of a 32-bit MIPS-like Microprocessor with Branch Prediction Unit and Forwarding Logic,1,srossi93/DLX,59759744,Verilog,DLX,17130,0,2017-02-14 18:20:07+00:00,[],None
624,https://github.com/3du4rd099/Proy_1_grupo_3_lab_digitales_II_sem_2016.git,2016-08-18 02:08:50+00:00,Proyecto 1 Controlador VGA,0,3du4rd099/Proy_1_grupo_3_lab_digitales_II_sem_2016,65957029,Verilog,Proy_1_grupo_3_lab_digitales_II_sem_2016,39,0,2016-08-18 02:09:01+00:00,[],None
625,https://github.com/mehtac12/Matrix_Inversion.git,2016-08-23 20:56:22+00:00,,0,mehtac12/Matrix_Inversion,66402643,Verilog,Matrix_Inversion,1696,0,2016-10-07 16:40:51+00:00,[],None
626,https://github.com/wcoto/Proyecto1.git,2016-08-30 06:36:24+00:00,Repositorio del proyecto 1,0,wcoto/Proyecto1,66913662,Verilog,Proyecto1,59,0,2016-09-06 00:26:30+00:00,[],None
627,https://github.com/elicassion/DE-II-PIPELINE-CPU.git,2016-06-14 07:42:11+00:00,,0,elicassion/DE-II-PIPELINE-CPU,61102255,Verilog,DE-II-PIPELINE-CPU,13,0,2016-06-14 07:47:06+00:00,[],None
628,https://github.com/FPGAHDL/fpu.git,2016-06-22 09:38:08+00:00,,0,FPGAHDL/fpu,61707206,Verilog,fpu,18,0,2016-06-22 09:43:59+00:00,[],None
629,https://github.com/ucla-projects/dodgeball.git,2016-06-07 20:56:28+00:00,,0,ucla-projects/dodgeball,60645874,Verilog,dodgeball,10,0,2018-01-19 18:35:26+00:00,[],None
630,https://github.com/Regd11/Cache2Way.git,2016-05-15 17:35:30+00:00,Repository created to make a 2-way data cache in verilog for the 3PA,0,Regd11/Cache2Way,58875107,Verilog,Cache2Way,2,0,2016-05-15 17:37:51+00:00,[],None
631,https://github.com/DingjZhang/Pipelining-MIPS-CPU.git,2016-05-24 14:54:02+00:00,,0,DingjZhang/Pipelining-MIPS-CPU,59582421,Verilog,Pipelining-MIPS-CPU,21,0,2016-05-27 09:02:34+00:00,[],None
632,https://github.com/elaxcc/Verilog_ChipProto.git,2016-05-24 08:04:55+00:00,Chip protocol on verilog,0,elaxcc/Verilog_ChipProto,59552988,Verilog,Verilog_ChipProto,4,0,2016-05-24 08:06:17+00:00,[],None
633,https://github.com/ucla-projects/verilog-fibonacci.git,2016-05-25 07:08:33+00:00,Produce fibonacci sequence with Verilog on Nexys 3 Spartan-6 FPGA board,0,ucla-projects/verilog-fibonacci,59639453,Verilog,verilog-fibonacci,1,0,2018-01-19 18:35:25+00:00,[],None
634,https://github.com/franzwc/FPGA-Testes.git,2016-07-19 17:50:56+00:00,projetos basicos de teste,0,franzwc/FPGA-Testes,63715783,Verilog,FPGA-Testes,788506,0,2016-07-19 18:41:17+00:00,[],None
635,https://github.com/ysei/OSNT-Code.git,2016-07-17 09:58:11+00:00,Code of the Open Source Network Tester project（backup）,0,ysei/OSNT-Code,63525295,Verilog,OSNT-Code,30322,0,2016-11-13 06:06:33+00:00,[],None
636,https://github.com/MDMTseng/VerilogPlayGround.git,2016-07-22 06:50:27+00:00,,0,MDMTseng/VerilogPlayGround,63930526,Verilog,VerilogPlayGround,6,0,2016-07-22 06:51:25+00:00,[],None
637,https://github.com/rongguo121/rongguo121.git,2016-04-25 04:50:02+00:00,,0,rongguo121/rongguo121,57012473,Verilog,rongguo121,14,0,2016-04-25 05:08:23+00:00,[],None
638,https://github.com/tengyifei/lab8_ece385.git,2016-04-26 05:34:01+00:00,bakcup up ,0,tengyifei/lab8_ece385,57100764,Verilog,lab8_ece385,91861,0,2016-04-26 05:34:05+00:00,[],None
639,https://github.com/nipunagarwala/ee382c_final_project.git,2016-05-03 02:50:56+00:00,,1,nipunagarwala/ee382c_final_project,57936814,Verilog,ee382c_final_project,48116,0,2016-05-03 03:03:27+00:00,[],None
640,https://github.com/OPup/Musca.git,2016-04-25 15:31:26+00:00,Repository for our first year project,0,OPup/Musca,57053469,Verilog,Musca,263694,0,2016-05-04 12:32:29+00:00,[],
641,https://github.com/NPWorkSpace/fibNumberGen-in-Verilog.git,2016-04-27 04:21:13+00:00,,0,NPWorkSpace/fibNumberGen-in-Verilog,57183083,Verilog,fibNumberGen-in-Verilog,1,0,2016-04-27 04:25:27+00:00,[],None
642,https://github.com/htlabnet/FPGA_DRSSTC_Interrupter_Test.git,2016-06-07 10:20:54+00:00,HTLAB.NET DRSSTC MIDI Interrupter Test Version,0,htlabnet/FPGA_DRSSTC_Interrupter_Test,60604085,Verilog,FPGA_DRSSTC_Interrupter_Test,5569,0,2019-12-16 12:29:22+00:00,[],None
643,https://github.com/andrewjeminchoi/Crunch-A-Verilog-Game-.git,2016-07-05 02:02:23+00:00,"Crunch! - A reflex game coded in Verilog.  Contributors: Andrew Choi, Peter Han",0,andrewjeminchoi/Crunch-A-Verilog-Game-,62598525,Verilog,Crunch-A-Verilog-Game-,59,0,2016-10-06 21:29:22+00:00,[],https://api.github.com/licenses/gpl-3.0
644,https://github.com/g1ndac/RAM_ROM-BlackTeam.git,2016-07-07 12:28:46+00:00,,0,g1ndac/RAM_ROM-BlackTeam,62805126,Verilog,RAM_ROM-BlackTeam,4017,0,2016-07-07 23:03:26+00:00,[],None
645,https://github.com/Aaron-Zhao123/online_ver_two_newton.git,2016-05-07 22:34:20+00:00,,0,Aaron-Zhao123/online_ver_two_newton,58287107,Verilog,online_ver_two_newton,5,0,2016-05-07 22:36:37+00:00,[],None
646,https://github.com/julioamerico/openSPI.git,2016-04-29 17:26:48+00:00,,0,julioamerico/openSPI,57401553,Verilog,openSPI,20,0,2016-04-29 17:29:30+00:00,[],None
647,https://github.com/FPGAppyBird/fpgappy-bird.git,2016-04-29 08:05:50+00:00,,0,FPGAppyBird/fpgappy-bird,57367107,Verilog,fpgappy-bird,19809,0,2022-11-02 09:31:23+00:00,[],None
648,https://github.com/MackenzieLeung/CPEN311.git,2016-05-12 16:45:09+00:00,,0,MackenzieLeung/CPEN311,58659508,Verilog,CPEN311,53,0,2016-05-12 17:07:56+00:00,[],None
649,https://github.com/marcegl91/sase_project.git,2016-06-02 19:32:01+00:00,Repository of SASE Project: a simple machine.,1,marcegl91/sase_project,60291757,Verilog,sase_project,4133,0,2016-08-01 17:40:48+00:00,[],None
650,https://github.com/JaapioNL/FPGAAmbilight.git,2016-05-31 18:24:22+00:00,,0,JaapioNL/FPGAAmbilight,60113258,Verilog,FPGAAmbilight,29,0,2016-06-18 21:09:34+00:00,[],None
651,https://github.com/billma12/eec181-final-project.git,2016-06-01 01:50:47+00:00,neural network,0,billma12/eec181-final-project,60136925,Verilog,eec181-final-project,3663,0,2016-06-01 02:04:37+00:00,[],None
652,https://github.com/difrojasro/mercado.git,2016-06-02 17:05:16+00:00,,1,difrojasro/mercado,60282323,Verilog,mercado,11910,0,2016-06-02 17:15:43+00:00,[],None
653,https://github.com/guusleijsten/vlsidesign.git,2016-05-30 07:16:32+00:00,,0,guusleijsten/vlsidesign,59988792,Verilog,vlsidesign,3,0,2016-05-30 14:13:02+00:00,[],None
654,https://github.com/nemethnoel/ALU_HF.git,2016-05-21 16:35:51+00:00,,0,nemethnoel/ALU_HF,59370548,Verilog,ALU_HF,1237,0,2016-05-21 17:08:17+00:00,[],None
655,https://github.com/vysarge/pixel-controller.git,2016-05-23 14:38:25+00:00,A Verilog system for creating and outputting grid-based color patterns.,0,vysarge/pixel-controller,59490444,Verilog,pixel-controller,126,0,2016-05-28 21:46:14+00:00,[],None
656,https://github.com/SS4G/THU_synthesize_4x4.git,2016-09-01 10:59:33+00:00,,0,SS4G/THU_synthesize_4x4,67123681,Verilog,THU_synthesize_4x4,11,0,2016-09-01 11:08:52+00:00,[],None
657,https://github.com/SS4G/THU_synthesize_multi.git,2016-09-04 02:55:18+00:00,,0,SS4G/THU_synthesize_multi,67322456,Verilog,THU_synthesize_multi,42,0,2016-09-04 03:00:54+00:00,[],None
658,https://github.com/AlejandraArtal/Proy_2_grupo_10_sem_1_2016.git,2016-05-04 00:03:52+00:00,,0,AlejandraArtal/Proy_2_grupo_10_sem_1_2016,58009477,Verilog,Proy_2_grupo_10_sem_1_2016,76,0,2016-05-04 00:26:21+00:00,[],None
659,https://github.com/yonn28/ProyectoDIgitalII.git,2016-05-07 19:22:57+00:00,,0,yonn28/ProyectoDIgitalII,58281065,Verilog,ProyectoDIgitalII,18053,0,2016-05-07 20:31:31+00:00,[],None
660,https://github.com/Adriana23/Proyecto-1-II-Semestre-2016-.git,2016-08-19 06:20:22+00:00,,0,Adriana23/Proyecto-1-II-Semestre-2016-,66057977,Verilog,Proyecto-1-II-Semestre-2016-,3,0,2017-02-13 04:12:40+00:00,[],None
661,https://github.com/tfors/cookiecutter-fpga-verilog-module.git,2016-08-21 16:14:14+00:00,Cookiecutter template for a simple Verilog module with iverilog testbench,0,tfors/cookiecutter-fpga-verilog-module,66208080,Verilog,cookiecutter-fpga-verilog-module,3,0,2016-08-21 16:15:08+00:00,[],None
662,https://github.com/bbushnell95/ECE474A_Assignment1.git,2016-09-07 05:02:19+00:00,,0,bbushnell95/ECE474A_Assignment1,67573645,Verilog,ECE474A_Assignment1,241,0,2016-09-07 05:26:43+00:00,[],None
663,https://github.com/xshangyong/img_proc.git,2016-07-10 16:42:59+00:00,,0,xshangyong/img_proc,63008476,Verilog,img_proc,556,0,2016-07-10 16:47:31+00:00,[],None
664,https://github.com/NadithM/Verilog.git,2016-06-19 14:29:40+00:00,,0,NadithM/Verilog,61484139,Verilog,Verilog,30,0,2016-06-19 14:31:08+00:00,[],None
665,https://github.com/seswaroju/AWGN-master.git,2016-07-06 20:24:58+00:00,,0,seswaroju/AWGN-master,62751021,Verilog,AWGN-master,80,0,2016-07-06 20:30:45+00:00,[],None
666,https://github.com/maupaz92/ArquitecturaFiltros.git,2016-07-09 21:22:39+00:00,,0,maupaz92/ArquitecturaFiltros,62969697,Verilog,ArquitecturaFiltros,307,0,2016-07-09 22:11:11+00:00,[],None
667,https://github.com/BHZ-BER/32bit_MipsCPU.git,2016-07-11 08:51:50+00:00,Shit Shit Shit Shit Shit,0,BHZ-BER/32bit_MipsCPU,63052220,Verilog,32bit_MipsCPU,20,0,2021-10-19 06:55:13+00:00,[],None
668,https://github.com/camrevalo/Sobel-Filter.git,2016-07-06 22:27:12+00:00,Hardware accelerator design in Verilog for a Sobel operator. Implemented and tested on a Xilinx FPGA.,5,camrevalo/Sobel-Filter,62757366,Verilog,Sobel-Filter,1841,0,2016-07-06 23:28:40+00:00,[],None
669,https://github.com/Yitaek/FPGA-Frogger.git,2016-07-28 23:30:41+00:00,ECE 350 Final Project: Programming 2-level Frogger game on FPGA,1,Yitaek/FPGA-Frogger,64434911,Verilog,FPGA-Frogger,12646,0,2016-07-28 23:32:59+00:00,[],None
670,https://github.com/zerkxj/o_d_s_m_r.git,2016-07-29 18:09:39+00:00,c_a_s_w_e_l_l---o_d_s_m_r,1,zerkxj/o_d_s_m_r,64501078,Verilog,o_d_s_m_r,219,0,2016-07-29 18:11:53+00:00,[],None
671,https://github.com/walei163/itr-201c.git,2016-08-02 03:22:29+00:00,免维护呼吸器硬件设计源码，从第二版开始采用git维护。,4,walei163/itr-201c,64720738,Verilog,itr-201c,77386,0,2016-08-02 03:24:45+00:00,[],None
672,https://github.com/NeedsMorePie/FPGA-Bat-Shooter.git,2016-07-31 01:57:58+00:00,,0,NeedsMorePie/FPGA-Bat-Shooter,64572258,Verilog,FPGA-Bat-Shooter,50506,0,2016-07-31 01:59:54+00:00,[],None
673,https://github.com/lichin-lin/CO-lab3.git,2016-05-01 05:56:59+00:00,computer Organization,0,lichin-lin/CO-lab3,57537987,Verilog,CO-lab3,368,0,2016-05-01 05:58:06+00:00,[],None
674,https://github.com/arkakub/Verilog-Stopwatch.git,2016-05-04 07:42:40+00:00,,1,arkakub/Verilog-Stopwatch,58032756,Verilog,Verilog-Stopwatch,1,0,2016-05-04 07:43:27+00:00,[],None
675,https://github.com/FatallEggor/test.git,2016-05-21 14:03:50+00:00,,0,FatallEggor/test,59362886,Verilog,test,272,0,2017-01-26 12:41:11+00:00,[],None
676,https://github.com/agerardocarmona94/proy_3_grupo_1_sem_1_2016_ALLAN_CARMONA_DAYHANA_SANCHEZ.git,2016-05-19 19:16:27+00:00,,0,agerardocarmona94/proy_3_grupo_1_sem_1_2016_ALLAN_CARMONA_DAYHANA_SANCHEZ,59234982,Verilog,proy_3_grupo_1_sem_1_2016_ALLAN_CARMONA_DAYHANA_SANCHEZ,9386,0,2016-05-19 19:30:55+00:00,[],None
677,https://github.com/Yilinwang/DSD-HW.git,2016-04-25 11:45:56+00:00,,0,Yilinwang/DSD-HW,57037305,Verilog,DSD-HW,26054,0,2016-07-20 03:06:13+00:00,[],None
678,https://github.com/Tj2807/codingground.git,2016-05-23 08:53:06+00:00,Main Repository for Coding Ground,0,Tj2807/codingground,59467286,Verilog,codingground,4,0,2016-05-23 08:53:09+00:00,[],None
679,https://github.com/Aaron-Zhao123/online_add_ver_two.git,2016-04-28 10:12:22+00:00,Version two of online adder,0,Aaron-Zhao123/online_add_ver_two,57291976,Verilog,online_add_ver_two,1,0,2016-04-28 10:16:31+00:00,[],None
680,https://github.com/git6d2/instrumento_lm32.git,2016-05-09 15:10:25+00:00,Instrumento musical usando el estándar MIDI a partir de sensores piezoelectricos.,0,git6d2/instrumento_lm32,58386034,Verilog,instrumento_lm32,97,0,2016-05-09 15:49:40+00:00,[],None
681,https://github.com/santa233/Class-Projects.git,2016-05-30 08:07:21+00:00,,0,santa233/Class-Projects,59992271,Verilog,Class-Projects,4079,0,2016-05-30 08:49:18+00:00,[],None
682,https://github.com/Alberto-Castro/proy_3_grupo_8_sem_1_2016.git,2016-05-28 03:16:30+00:00,,0,Alberto-Castro/proy_3_grupo_8_sem_1_2016,59875024,Verilog,proy_3_grupo_8_sem_1_2016,129,0,2016-06-09 04:00:37+00:00,[],None
683,https://github.com/yanni4night/verilog-clock.git,2016-05-27 04:22:35+00:00,[Unmaintained]Verilog 数字时钟,0,yanni4night/verilog-clock,59803874,Verilog,verilog-clock,2,0,2019-08-11 02:52:01+00:00,[],https://api.github.com/licenses/mit
684,https://github.com/handresmar/GitTest.git,2016-06-11 02:43:30+00:00,,0,handresmar/GitTest,60887812,Verilog,GitTest,5167,0,2016-06-11 02:48:39+00:00,[],None
685,https://github.com/Whiskey-Golf-Lima/FPGA.git,2016-05-26 21:19:16+00:00,Repo for various Xilinx Arty Board projects,0,Whiskey-Golf-Lima/FPGA,59783978,Verilog,FPGA,1036,0,2016-05-26 23:34:47+00:00,[],https://api.github.com/licenses/gpl-3.0
686,https://github.com/ukorat/Fixed-Point-Filter.git,2016-08-10 18:10:42+00:00,IFIR and IIR filter,1,ukorat/Fixed-Point-Filter,65405521,Verilog,Fixed-Point-Filter,14,0,2016-09-02 18:50:14+00:00,[],None
687,https://github.com/pichu0528/RLE.git,2016-08-16 02:27:04+00:00,,0,pichu0528/RLE,65780759,Verilog,RLE,3,0,2016-08-16 02:29:58+00:00,[],None
688,https://github.com/pooruse/my_cpu.git,2016-08-30 05:27:40+00:00,,0,pooruse/my_cpu,66909444,Verilog,my_cpu,2,0,2016-08-30 05:29:36+00:00,[],None
689,https://github.com/Cfpintog/-Controlador-MIDI-movimiento-dedos-2016-2.git,2016-08-29 03:01:36+00:00,Implementación de controlador MIDI en LM32,0,Cfpintog/-Controlador-MIDI-movimiento-dedos-2016-2,66806494,Verilog,-Controlador-MIDI-movimiento-dedos-2016-2,1825,0,2016-09-05 02:28:02+00:00,[],None
690,https://github.com/bartosz0403/inz.git,2016-05-06 23:17:41+00:00,,0,bartosz0403/inz,58239808,Verilog,inz,2045,0,2016-05-12 10:29:33+00:00,[],None
691,https://github.com/adrianradulescu/myRepository.git,2016-07-03 17:16:58+00:00,myRepository,0,adrianradulescu/myRepository,62507171,Verilog,myRepository,2656,0,2021-02-11 21:26:15+00:00,[],None
692,https://github.com/yasaswi93/ece4750_project1.git,2016-07-10 12:49:30+00:00,Computer Architecture Project1: Iterative Integer Multiplier,1,yasaswi93/ece4750_project1,62998355,Verilog,ece4750_project1,136,0,2016-07-29 06:08:51+00:00,[],None
693,https://github.com/Inud/Position-Detector-HCSR04-Verilog-DE1.git,2016-07-17 13:37:07+00:00,Position detector with HC-SR04  and Altera DE1 (Verilog),0,Inud/Position-Detector-HCSR04-Verilog-DE1,63533641,Verilog,Position-Detector-HCSR04-Verilog-DE1,860,0,2016-07-17 13:45:02+00:00,[],None
694,https://github.com/naveenvignesh/scrambler.git,2016-07-18 01:53:19+00:00,,0,naveenvignesh/scrambler,63562173,Verilog,scrambler,10084,0,2016-07-21 02:40:31+00:00,[],None
695,https://github.com/ChrisXu1006/Full-system-timing-channel.git,2016-06-23 23:25:08+00:00,,0,ChrisXu1006/Full-system-timing-channel,61843200,Verilog,Full-system-timing-channel,159,0,2016-06-23 23:29:46+00:00,[],None
696,https://github.com/willywsm1013/3NP-problem.git,2016-05-10 14:19:30+00:00,,0,willywsm1013/3NP-problem,58467513,Verilog,3NP-problem,21795,0,2016-05-10 14:43:25+00:00,[],None
697,https://github.com/wmarshall/JPropSim.git,2016-05-18 12:52:27+00:00,,0,wmarshall/JPropSim,59115236,Verilog,JPropSim,4176,0,2016-06-02 15:35:47+00:00,[],None
698,https://github.com/arkakub/Verilog-VGA-Controller.git,2016-05-04 07:36:49+00:00,,0,arkakub/Verilog-VGA-Controller,58032364,Verilog,Verilog-VGA-Controller,366,0,2016-05-04 07:38:00+00:00,[],None
699,https://github.com/xanatower/inferred_TRANS_RECEI.git,2016-06-01 06:09:00+00:00,,0,xanatower/inferred_TRANS_RECEI,60150074,Verilog,inferred_TRANS_RECEI,4,0,2016-06-01 06:17:30+00:00,[],None
700,https://github.com/estejairo/gatitos.git,2016-05-29 17:50:36+00:00,cat and some stuff,0,estejairo/gatitos,59956435,Verilog,gatitos,1,0,2020-01-05 17:10:27+00:00,[],None
701,https://github.com/yfancc20/NCTU_courses.git,2016-05-31 07:55:09+00:00,My homework and studies in NCTU CS. This only contains the courses in 2016.,1,yfancc20/NCTU_courses,60069310,Verilog,NCTU_courses,3271,0,2017-05-01 19:05:32+00:00,[],None
702,https://github.com/sernc11/repos_example.git,2016-06-03 06:52:04+00:00,,0,sernc11/repos_example,60325283,Verilog,repos_example,2,0,2016-06-03 06:59:27+00:00,[],None
703,https://github.com/akhiljain0777/Computer-Organisation-and-Architecture-Assignments.git,2016-08-15 19:36:26+00:00,,0,akhiljain0777/Computer-Organisation-and-Architecture-Assignments,65759313,Verilog,Computer-Organisation-and-Architecture-Assignments,436,0,2017-10-21 14:45:30+00:00,[],None
704,https://github.com/IsmMadCam/Laboratorio-de-Sistemas-Digitales.git,2016-08-17 22:04:53+00:00,Proyectos de laboratorio de sistemas digitales,0,IsmMadCam/Laboratorio-de-Sistemas-Digitales,65945313,Verilog,Laboratorio-de-Sistemas-Digitales,93,0,2016-08-19 03:35:16+00:00,[],None
705,https://github.com/santa233/AWGN-_FPGA.git,2016-08-22 12:07:54+00:00,,0,santa233/AWGN-_FPGA,66269392,Verilog,AWGN-_FPGA,5000,0,2016-08-22 12:23:24+00:00,[],None
706,https://github.com/vegasluis/Multi-Cycle-Micro-Processor.git,2016-08-26 17:43:32+00:00,"This Repository will contain the files of a Multi Cycle Micro Processor, which is coded in verilog. The hierarchy file is intended to be top.v, for a more descriptive explanation  please open the Final Project .pdf   ",0,vegasluis/Multi-Cycle-Micro-Processor,66667524,Verilog,Multi-Cycle-Micro-Processor,421,0,2016-08-26 17:51:04+00:00,[],None
707,https://github.com/sundw2014/carADS.git,2016-08-23 11:29:10+00:00,数电小学期,0,sundw2014/carADS,66361134,Verilog,carADS,1048,0,2018-11-09 11:00:11+00:00,[],https://api.github.com/licenses/lgpl-3.0
708,https://github.com/GSejas/Karatsuba_FPU.git,2016-08-29 19:43:13+00:00,,0,GSejas/Karatsuba_FPU,66875060,Verilog,Karatsuba_FPU,283816,0,2016-09-15 02:43:33+00:00,[],https://api.github.com/licenses/gpl-3.0
709,https://github.com/jxjjhkls/nios_test.git,2016-09-05 14:20:17+00:00,,0,jxjjhkls/nios_test,67427009,Verilog,nios_test,11452,0,2016-09-05 14:43:32+00:00,[],None
710,https://github.com/vadixidav/vga_ascii_terminal.git,2016-09-06 21:27:20+00:00,A driver for the display-side of an ASCII-based terminal.,0,vadixidav/vga_ascii_terminal,67548088,Verilog,vga_ascii_terminal,6,0,2016-09-07 17:53:11+00:00,[],https://api.github.com/licenses/unlicense
711,https://github.com/juliacshi/multicycle-CPU.git,2016-09-06 22:05:12+00:00,EC413 Final Project,0,juliacshi/multicycle-CPU,67550276,Verilog,multicycle-CPU,15,0,2016-09-06 22:07:55+00:00,[],None
712,https://github.com/kanpapa/max10.git,2016-04-29 03:19:24+00:00,トランジスタ技術増刊の「FPGA電子工作スーパーキット」で遊んだプロジェクトを登録します。,0,kanpapa/max10,57351339,Verilog,max10,8,0,2021-04-12 23:09:49+00:00,[],None
713,https://github.com/ZHOUJiemin/TxRx-Wavedrom.git,2016-05-05 21:46:51+00:00,,0,ZHOUJiemin/TxRx-Wavedrom,58162626,Verilog,TxRx-Wavedrom,6,0,2016-05-25 10:10:49+00:00,[],None
714,https://github.com/sameeriitkgp/4-bit-cordic.git,2016-05-05 12:55:48+00:00,,0,sameeriitkgp/4-bit-cordic,58130779,Verilog,4-bit-cordic,2,0,2016-05-05 13:01:08+00:00,[],None
715,https://github.com/Aaron-Zhao123/online_ver_two_total.git,2016-05-09 20:58:17+00:00,Contain all things needed,1,Aaron-Zhao123/online_ver_two_total,58407738,Verilog,online_ver_two_total,369,0,2016-05-09 20:59:38+00:00,[],None
716,https://github.com/yammouch/digitalhwhdl.git,2016-05-10 04:08:31+00:00,,0,yammouch/digitalhwhdl,58428983,Verilog,digitalhwhdl,21,0,2016-05-10 05:45:14+00:00,[],None
717,https://github.com/z-rui/ds1302.git,2016-05-29 01:00:28+00:00,An FPGA project -- digital clock,0,z-rui/ds1302,59920656,Verilog,ds1302,13,0,2016-05-29 01:00:54+00:00,[],None
718,https://github.com/dhruvangdarji/FIFO-Verilog.git,2016-06-05 23:19:00+00:00,,1,dhruvangdarji/FIFO-Verilog,60485653,Verilog,FIFO-Verilog,0,0,2016-06-05 23:34:13+00:00,[],None
719,https://github.com/nahallacman/CST466GroupVerilog.git,2016-04-28 02:09:21+00:00,Class group work for all Verilog projects in CST466.,0,nahallacman/CST466GroupVerilog,57262934,Verilog,CST466GroupVerilog,619,0,2016-04-28 04:35:16+00:00,[],None
720,https://github.com/bkold/RISC-CPU.git,2016-04-28 07:52:37+00:00,A moderately simple Multi-core CPU design ,0,bkold/RISC-CPU,57281865,Verilog,RISC-CPU,422,0,2016-12-06 23:16:09+00:00,[],https://api.github.com/licenses/mit
721,https://github.com/Nalaka1693/ALU_verilog.git,2016-06-14 20:29:10+00:00,Basic functions of 32bit ALU developed with Verilog HDL in gate level,0,Nalaka1693/ALU_verilog,61153637,Verilog,ALU_verilog,2,0,2017-08-15 09:50:03+00:00,[],None
722,https://github.com/Chuvi-w/TubeTest.git,2016-09-02 23:51:08+00:00,,0,Chuvi-w/TubeTest,67261637,Verilog,TubeTest,9,0,2016-09-02 23:52:19+00:00,[],None
723,https://github.com/sukruthivempati/Directform-and-Treeform-FIR-filter-design.git,2016-08-10 01:07:45+00:00,,0,sukruthivempati/Directform-and-Treeform-FIR-filter-design,65339189,Verilog,Directform-and-Treeform-FIR-filter-design,3,0,2016-08-10 01:11:25+00:00,[],None
724,https://github.com/Jeffffffff81/L2.git,2016-05-23 02:41:16+00:00,,0,Jeffffffff81/L2,59447054,Verilog,L2,53,0,2016-05-23 02:51:18+00:00,[],None
725,https://github.com/elicassion/DE-II-Singal-CPU-I-O.git,2016-05-09 14:18:05+00:00,,0,elicassion/DE-II-Singal-CPU-I-O,58382223,Verilog,DE-II-Singal-CPU-I-O,17,0,2016-06-14 07:47:01+00:00,[],None
726,https://github.com/vishvanand/clocksimulator.git,2016-05-12 06:42:23+00:00,M152A project,0,vishvanand/clocksimulator,58615108,Verilog,clocksimulator,214,0,2016-05-12 09:30:00+00:00,[],None
727,https://github.com/pichu0528/Fibonacci-Calculator.git,2016-08-16 02:24:58+00:00,In Verilog,0,pichu0528/Fibonacci-Calculator,65780617,Verilog,Fibonacci-Calculator,0,0,2016-08-16 02:26:41+00:00,[],None
728,https://github.com/JSun12/Project-Samples.git,2016-09-09 08:23:32+00:00,,0,JSun12/Project-Samples,67780729,Verilog,Project-Samples,35768,0,2016-09-15 05:45:33+00:00,[],None
729,https://github.com/xuliexuan/FPGA.git,2016-08-26 02:05:03+00:00,,0,xuliexuan/FPGA,66608347,Verilog,FPGA,4624,0,2016-11-30 08:55:57+00:00,[],None
730,https://github.com/amrrkf/mipsmicroprocessor.git,2016-08-26 00:17:10+00:00,,0,amrrkf/mipsmicroprocessor,66602298,Verilog,mipsmicroprocessor,671,0,2016-08-26 00:23:06+00:00,[],None
731,https://github.com/shiniaas/tablet.git,2016-09-03 12:50:19+00:00,,0,shiniaas/tablet,67289863,Verilog,tablet,4,0,2016-09-03 12:52:41+00:00,[],None
732,https://github.com/vadixidav/ps2_ascii.git,2016-09-06 13:09:32+00:00,A verilog module for handling the PS/2 to ASCII stream conversion process.,0,vadixidav/ps2_ascii,67509227,Verilog,ps2_ascii,10,0,2016-09-06 14:03:10+00:00,[],https://api.github.com/licenses/unlicense
733,https://github.com/nananosirova/wall_beater.git,2016-09-02 20:00:10+00:00,Wall beater (remake of Atari's Breakout) is a game consisting of a block of bricks that the player has to break down using a single ball.,0,nananosirova/wall_beater,67251185,Verilog,wall_beater,43,0,2016-09-02 20:03:12+00:00,[],None
734,https://github.com/Gregf36665/ECE491.git,2016-09-07 20:10:14+00:00,,0,Gregf36665/ECE491,67639839,Verilog,ECE491,474164,0,2016-10-29 20:43:19+00:00,[],None
735,https://github.com/josh-minch/pong.git,2016-09-01 06:31:49+00:00,,0,josh-minch/pong,67104597,Verilog,pong,16,0,2016-09-01 07:15:16+00:00,[],None
736,https://github.com/LouiseSiah/PWM.git,2016-06-07 08:22:04+00:00,,0,LouiseSiah/PWM,60595522,Verilog,PWM,1846,0,2016-06-07 08:23:22+00:00,[],None
737,https://github.com/haleychow12/FPGA_processor.git,2016-06-03 00:48:27+00:00,ELE 375 processor in C and Verilog,0,haleychow12/FPGA_processor,60307049,Verilog,FPGA_processor,26,0,2016-06-03 00:54:47+00:00,[],None
738,https://github.com/AleDelgado94/QuartusIIContadorAudio.git,2016-06-24 11:14:52+00:00,,0,AleDelgado94/QuartusIIContadorAudio,61879249,Verilog,QuartusIIContadorAudio,14286,0,2016-06-24 11:49:27+00:00,[],None
739,https://github.com/cr1901/gp4-tests.git,2016-08-16 19:57:28+00:00,A set of test Verilog sources for the GreenPAK 4 to exercise openfpga functionality.,0,cr1901/gp4-tests,65849450,Verilog,gp4-tests,1,0,2016-08-16 20:00:03+00:00,[],None
740,https://github.com/thata/td4_learning.git,2016-07-18 18:53:28+00:00,,0,thata/td4_learning,63628727,Verilog,td4_learning,22,0,2019-01-02 03:06:34+00:00,[],None
741,https://github.com/markstar14/Verilog-ALU.git,2016-05-21 19:28:48+00:00,"ALU that inlcudes ADD, SUB, AND, OR, and SLT operations",0,markstar14/Verilog-ALU,59377913,Verilog,Verilog-ALU,114,0,2016-05-21 19:30:27+00:00,[],None
742,https://github.com/cwmli/Wordclock2.git,2016-06-01 00:07:35+00:00,Extension to the original wordclock - Video Demo:,0,cwmli/Wordclock2,60131974,Verilog,Wordclock2,10647,0,2016-06-20 19:37:12+00:00,[],None
743,https://github.com/hgdangkhoi/CSC-137.git,2016-05-23 21:16:10+00:00,"CSC 137 Project at California State University, Sacramento",0,hgdangkhoi/CSC-137,59518872,Verilog,CSC-137,129,0,2017-02-13 22:16:16+00:00,[],None
744,https://github.com/GrahamWhyte/CPEN-311-Lab2.git,2016-05-25 19:01:33+00:00,,0,GrahamWhyte/CPEN-311-Lab2,59690000,Verilog,CPEN-311-Lab2,58,0,2016-05-25 19:09:56+00:00,[],None
745,https://github.com/b1f6c1c4/Calc.git,2016-06-05 02:09:40+00:00,A simple calculator written in Verilog,0,b1f6c1c4/Calc,60439004,Verilog,Calc,72,0,2023-01-28 20:58:47+00:00,[],None
746,https://github.com/xanatower/Lab5.git,2016-06-05 04:41:42+00:00,,0,xanatower/Lab5,60443472,Verilog,Lab5,2,0,2016-06-05 04:42:55+00:00,[],None
747,https://github.com/koalabearguo/cmos_fpga_vga.git,2016-05-17 02:46:34+00:00,,1,koalabearguo/cmos_fpga_vga,58984936,Verilog,cmos_fpga_vga,7865,0,2016-05-17 02:59:29+00:00,[],None
748,https://github.com/sjtony/q_v.git,2016-05-15 12:41:16+00:00,for quartus  verilog ,0,sjtony/q_v,58860916,Verilog,q_v,7886,0,2016-05-15 12:47:57+00:00,[],None
749,https://github.com/BobbyL2k/FPGA_Project_CP.git,2016-05-19 08:26:43+00:00,,2,BobbyL2k/FPGA_Project_CP,59188047,Verilog,FPGA_Project_CP,2770,0,2016-05-19 08:26:49+00:00,[],None
750,https://github.com/chandanpalai/fpga-spi_byte_if.git,2016-06-11 20:57:40+00:00,Math Talk - Byte Exchange on with FPGA as Slave,0,chandanpalai/fpga-spi_byte_if,60927529,Verilog,fpga-spi_byte_if,288,0,2016-10-21 15:51:43+00:00,[],None
751,https://github.com/Daniel-Sandoval-Adanis/practicaPico.git,2016-05-10 01:29:33+00:00,practica,0,Daniel-Sandoval-Adanis/practicaPico,58420005,Verilog,practicaPico,36,0,2016-05-10 01:29:50+00:00,[],None
752,https://github.com/kepo44ka/Crossbar.git,2016-06-30 17:43:37+00:00,,0,kepo44ka/Crossbar,62330877,Verilog,Crossbar,153,0,2016-06-30 17:43:55+00:00,[],None
753,https://github.com/d0ublemur/FPGA-BitReversal.git,2016-06-30 15:48:49+00:00,,0,d0ublemur/FPGA-BitReversal,62323591,Verilog,FPGA-BitReversal,4,0,2016-07-17 20:30:08+00:00,[],None
754,https://github.com/yuta1331/CPU.git,2016-07-01 01:47:48+00:00,,0,yuta1331/CPU,62354007,Verilog,CPU,7,0,2016-07-19 06:24:06+00:00,[],None
755,https://github.com/huangxf14/CPU.git,2016-07-07 04:58:00+00:00,,0,huangxf14/CPU,62776223,Verilog,CPU,565,0,2016-07-08 13:57:31+00:00,[],None
756,https://github.com/Alina-L/Memory.git,2016-07-07 12:29:21+00:00,,0,Alina-L/Memory,62805158,Verilog,Memory,1378,0,2016-07-07 12:34:15+00:00,[],None
757,https://github.com/kaustubhhiware/COA_COA_COA_COA.git,2016-07-31 16:14:56+00:00,Computer Architecture Codes for Sem 7.,0,kaustubhhiware/COA_COA_COA_COA,64603164,Verilog,COA_COA_COA_COA,1589,0,2018-03-16 22:34:20+00:00,[],None
758,https://github.com/TarekIbnZiad/SimpleProcessor.git,2016-07-31 23:58:31+00:00,Designing and simulating a 16-bit Micro Processor using Verilog HDL ,0,TarekIbnZiad/SimpleProcessor,64621939,Verilog,SimpleProcessor,13,0,2016-08-01 00:06:05+00:00,[],https://api.github.com/licenses/mit
759,https://github.com/gokurox/Atmega328P---AVR-C-Mini-Projects.git,2016-07-02 17:14:05+00:00,,0,gokurox/Atmega328P---AVR-C-Mini-Projects,62461749,Verilog,Atmega328P---AVR-C-Mini-Projects,595,0,2016-07-02 19:00:27+00:00,[],None
760,https://github.com/glocka/Sortieralogrithmus-ISE.git,2016-07-05 13:50:06+00:00,Verilog,0,glocka/Sortieralogrithmus-ISE,62640545,Verilog,Sortieralogrithmus-ISE,2546,0,2016-07-05 14:32:01+00:00,[],https://api.github.com/licenses/gpl-3.0
761,https://github.com/HamHyunWoong/Digital_Clock_verilog.git,2016-07-16 15:58:12+00:00,FPGA  Digital Clock,0,HamHyunWoong/Digital_Clock_verilog,63490584,Verilog,Digital_Clock_verilog,2298,0,2017-04-06 13:07:24+00:00,[],None
762,https://github.com/Delete1994/verilog.git,2016-07-16 09:37:09+00:00,,0,Delete1994/verilog,63476064,Verilog,verilog,109,0,2016-07-16 09:38:54+00:00,[],None
763,https://github.com/ymherklotz/verilog.git,2016-07-16 22:48:26+00:00,,0,ymherklotz/verilog,63505270,Verilog,verilog,8812,0,2016-07-16 22:48:46+00:00,[],None
764,https://github.com/kwan3217/fpga.git,2016-07-18 18:12:06+00:00,,0,kwan3217/fpga,63626115,Verilog,fpga,98,0,2019-06-17 15:13:17+00:00,[],None
765,https://github.com/wheatdog/dsdl.git,2016-04-29 07:14:16+00:00,,0,wheatdog/dsdl,57363601,Verilog,dsdl,38,0,2016-04-29 07:15:41+00:00,[],None
766,https://github.com/LuisAlfaroR/Proy_2_Grupo_11_Sem_1_2016.git,2016-04-30 18:14:20+00:00,Diseño y programación de un reloj digital utilizando un RTC V3023 y el puerto VGA de la Nexys 4 para crear una interfaz gráfica.,0,LuisAlfaroR/Proy_2_Grupo_11_Sem_1_2016,57455686,Verilog,Proy_2_Grupo_11_Sem_1_2016,44,0,2016-05-08 00:41:23+00:00,[],None
767,https://github.com/ullasgowda/verilog_HDL.git,2016-05-22 07:01:46+00:00,Collections of Verilog Hdl codes. These codes are simulated using Xilinx Isi suit.,0,ullasgowda/verilog_HDL,59399445,Verilog,verilog_HDL,7,0,2024-01-01 14:10:22+00:00,[],None
768,https://github.com/jhorng/Integrated-Circuit-Design.git,2016-06-05 09:12:16+00:00,,0,jhorng/Integrated-Circuit-Design,60451970,Verilog,Integrated-Circuit-Design,1545,0,2016-06-05 09:16:56+00:00,[],None
769,https://github.com/emmander/DExIOs.git,2016-06-08 09:51:15+00:00,,0,emmander/DExIOs,60687608,Verilog,DExIOs,2,0,2016-06-18 12:43:59+00:00,[],None
770,https://github.com/yhx/harp.git,2016-06-07 21:52:57+00:00,matrix mul,0,yhx/harp,60649033,Verilog,harp,1040,0,2016-06-07 21:55:23+00:00,[],None
771,https://github.com/2016UCI-UROP/FSM.git,2016-07-11 22:01:08+00:00,,2,2016UCI-UROP/FSM,63105264,Verilog,FSM,120,0,2016-12-03 23:14:55+00:00,[],None
772,https://github.com/specialforcea/gitrepo.git,2016-07-11 22:04:57+00:00,FPGA_7/11/2016,0,specialforcea/gitrepo,63105474,Verilog,gitrepo,7,0,2016-07-11 22:13:08+00:00,[],None
773,https://github.com/aabzel/the-controller-of-incremental-encoder-.git,2016-07-11 19:13:28+00:00,Verilog HDL description for the controller of incremental encoder ,0,aabzel/the-controller-of-incremental-encoder-,63095151,Verilog,the-controller-of-incremental-encoder-,5,0,2016-07-11 19:14:05+00:00,[],None
774,https://github.com/filipecmedeiros/CPU.git,2016-09-04 21:22:53+00:00,,0,filipecmedeiros/CPU,67368961,Verilog,CPU,1934,0,2016-09-04 21:23:53+00:00,[],None
775,https://github.com/lefaivre/HDL_ALU.git,2016-09-05 02:46:39+00:00,Using Verilog HDL,0,lefaivre/HDL_ALU,67382386,Verilog,HDL_ALU,2,0,2019-01-03 09:03:46+00:00,"['alu', 'verilog-hdl']",None
776,https://github.com/jkanasu/utl.git,2016-09-02 16:35:29+00:00,All Lab exercises as part of the MTech course,0,jkanasu/utl,67238688,Verilog,utl,2664,0,2016-11-24 13:53:34+00:00,[],https://api.github.com/licenses/apache-2.0
777,https://github.com/andrey-seryukov/toys-in-verilog.git,2016-09-02 16:29:02+00:00,Random verilog code,0,andrey-seryukov/toys-in-verilog,67238242,Verilog,toys-in-verilog,3,0,2016-09-02 16:35:15+00:00,[],https://api.github.com/licenses/unlicense
778,https://github.com/GusRodGutTEC/pruebas.git,2016-08-25 19:24:48+00:00,pruebas del generador de texto del proyecto 1,0,GusRodGutTEC/pruebas,66586589,Verilog,pruebas,13,0,2016-08-25 19:29:37+00:00,[],None
779,https://github.com/cjs840312/EDA.git,2016-05-04 06:56:31+00:00,final project and compititon for EDA,0,cjs840312/EDA,58029903,Verilog,EDA,3217,0,2016-06-17 01:39:49+00:00,[],None
780,https://github.com/Himatsubu/JRThrash.git,2016-05-18 04:16:19+00:00,,0,Himatsubu/JRThrash,59081414,Verilog,JRThrash,51061,0,2016-05-18 04:19:17+00:00,[],None
781,https://github.com/anguslin/RISC-Processor.git,2016-05-20 20:56:52+00:00,,0,anguslin/RISC-Processor,59325911,Verilog,RISC-Processor,113,0,2017-09-18 05:01:41+00:00,[],https://api.github.com/licenses/mit
782,https://github.com/kashyapperla/Project_final.git,2016-05-04 20:07:54+00:00,,0,kashyapperla/Project_final,58080828,Verilog,Project_final,78,0,2016-05-04 20:09:33+00:00,[],None
783,https://github.com/deshpr/FPGA_Relayer.git,2016-05-06 04:33:00+00:00,,0,deshpr/FPGA_Relayer,58181152,Verilog,FPGA_Relayer,12445,0,2016-05-06 04:33:53+00:00,[],None
784,https://github.com/alice90270/NTHU-Hardware-Lab.git,2016-04-27 19:14:21+00:00,2015 Programming with Verilog,0,alice90270/NTHU-Hardware-Lab,57239842,Verilog,NTHU-Hardware-Lab,1713,0,2016-05-12 05:57:10+00:00,[],None
785,https://github.com/Aaron-Zhao123/serial_fxied_point.git,2016-04-28 10:45:07+00:00,"Add, mult and div",1,Aaron-Zhao123/serial_fxied_point,57294275,Verilog,serial_fxied_point,565,0,2016-04-28 10:47:49+00:00,[],None
786,https://github.com/blackyabhishek/Multiplier.git,2016-05-06 15:27:08+00:00,,0,blackyabhishek/Multiplier,58216598,Verilog,Multiplier,27,0,2016-05-06 15:27:51+00:00,[],None
787,https://github.com/rraviteja21/Gaussian-White-Noise-Generator.git,2016-07-25 21:49:16+00:00,Gaussian-White-Noise-Generator using Box-Muller method,0,rraviteja21/Gaussian-White-Noise-Generator,64170175,Verilog,Gaussian-White-Noise-Generator,417,0,2016-07-28 05:45:30+00:00,[],None
788,https://github.com/hsoleimani/R58dataset.git,2016-06-18 02:53:13+00:00,,0,hsoleimani/R58dataset,61413880,Verilog,R58dataset,51510,0,2016-06-22 22:01:08+00:00,[],None
789,https://github.com/timLinscott/tamper-resistant-hw-checker.git,2016-08-09 20:54:53+00:00,The design and implementation of a permissions checker for the OpenRISC1200 spec designed to be difficult for a malicious fabrication-level engineer to infect with a HW Trojan.,0,timLinscott/tamper-resistant-hw-checker,65327596,Verilog,tamper-resistant-hw-checker,4840,0,2016-08-09 21:02:52+00:00,[],None
790,https://github.com/tomioss/verilog.git,2016-09-06 12:58:06+00:00,Verilog HDL Programs,0,tomioss/verilog,67508319,Verilog,verilog,46,0,2016-09-21 15:40:57+00:00,[],None
791,https://github.com/ejsullivan/CS552-Computer-Architecture.git,2016-09-09 21:09:41+00:00,,0,ejsullivan/CS552-Computer-Architecture,67832911,Verilog,CS552-Computer-Architecture,4920,0,2016-09-10 03:04:49+00:00,[],None
792,https://github.com/lilgcheng/MIPS.git,2016-04-25 15:53:56+00:00,,0,lilgcheng/MIPS,57055315,Verilog,MIPS,89,0,2016-04-25 15:57:12+00:00,[],None
793,https://github.com/samlnx03/ram2016a.git,2016-04-25 21:47:29+00:00,,0,samlnx03/ram2016a,57078586,Verilog,ram2016a,1,0,2016-04-25 21:48:39+00:00,[],None
794,https://github.com/sim00/newtest2.git,2016-05-02 14:58:13+00:00,test repository,0,sim00/newtest2,57897941,Verilog,newtest2,1,0,2016-05-02 15:02:14+00:00,[],None
795,https://github.com/willtuna/Digital_System_Design-MidtermLab.git,2016-04-30 13:08:00+00:00,,0,willtuna/Digital_System_Design-MidtermLab,57442285,Verilog,Digital_System_Design-MidtermLab,1381,0,2016-04-30 13:09:41+00:00,[],None
796,https://github.com/AlejandraArtal/Proyecto3_Alejandra_Artal_Karina_Aguilar.git,2016-06-11 20:04:51+00:00,Tercer Proyecto,0,AlejandraArtal/Proyecto3_Alejandra_Artal_Karina_Aguilar,60925661,Verilog,Proyecto3_Alejandra_Artal_Karina_Aguilar,64,0,2016-06-11 20:05:01+00:00,[],None
797,https://github.com/ymherklotz/dot_product.git,2016-07-16 23:01:28+00:00,,0,ymherklotz/dot_product,63505646,Verilog,dot_product,27347,0,2016-07-16 23:01:53+00:00,[],None
798,https://github.com/JonahLiu/ia6140.git,2016-07-14 11:50:39+00:00,,0,JonahLiu/ia6140,63332449,Verilog,ia6140,20012,0,2016-08-03 14:15:49+00:00,[],None
799,https://github.com/oakleyKatt/FPGA-ODE-Collision-Detection-master.git,2016-07-14 18:43:45+00:00,,0,oakleyKatt/FPGA-ODE-Collision-Detection-master,63361070,Verilog,FPGA-ODE-Collision-Detection-master,44452,0,2016-07-14 18:44:44+00:00,[],None
800,https://github.com/SiLab-Bonn/H35DEMO.git,2016-06-24 13:39:22+00:00,H32DEMO,0,SiLab-Bonn/H35DEMO,61887011,Verilog,H35DEMO,2045,0,2023-04-25 09:49:01+00:00,[],None
801,https://github.com/xiaoyaozi5566/SecProc.git,2016-06-24 15:36:51+00:00,,0,xiaoyaozi5566/SecProc,61894477,Verilog,SecProc,107,0,2017-01-25 00:24:31+00:00,[],None
802,https://github.com/eugenelet/kMeans_Hardware.git,2016-07-19 11:34:06+00:00,,0,eugenelet/kMeans_Hardware,63688615,Verilog,kMeans_Hardware,142,0,2016-07-19 11:34:59+00:00,[],None
803,https://github.com/shirleylin0422/Archi_Final.git,2016-05-23 16:11:21+00:00,,0,shirleylin0422/Archi_Final,59497886,Verilog,Archi_Final,733,0,2019-09-05 03:19:43+00:00,[],None
804,https://github.com/mukatk/Verilog.git,2016-09-09 21:47:45+00:00,,0,mukatk/Verilog,67834820,Verilog,Verilog,3,0,2016-09-09 21:50:38+00:00,[],None
805,https://github.com/drewmstiles/SimplePipeline.git,2016-05-05 21:14:01+00:00,A Verilog representation of the MIPS pipeline core.,0,drewmstiles/SimplePipeline,58161068,Verilog,SimplePipeline,5,0,2016-07-15 00:36:40+00:00,[],None
806,https://github.com/chiahungchan/computer-structure-lab3.git,2016-05-06 13:52:56+00:00,,0,chiahungchan/computer-structure-lab3,58210638,Verilog,computer-structure-lab3,65,0,2016-05-06 14:03:45+00:00,[],None
807,https://github.com/mdelong20/HDL.git,2016-07-12 02:21:34+00:00,,0,mdelong20/HDL,63119215,Verilog,HDL,5,0,2020-04-24 14:38:42+00:00,[],None
808,https://github.com/dhong089/sevensegment_driver_basys2.git,2016-07-01 21:36:40+00:00,An easy to use seven segment driver module for the Digilent Basys2 Board,0,dhong089/sevensegment_driver_basys2,62420998,Verilog,sevensegment_driver_basys2,11,0,2016-07-01 22:21:22+00:00,[],None
809,https://github.com/amir-sh/DSD-Project.git,2016-06-25 21:56:42+00:00,,0,amir-sh/DSD-Project,61963140,Verilog,DSD-Project,14,0,2016-06-25 21:56:51+00:00,[],None
810,https://github.com/LKY21/async-router.git,2016-06-23 08:06:01+00:00,,0,LKY21/async-router,61786813,Verilog,async-router,201,0,2016-06-23 08:09:11+00:00,[],None
811,https://github.com/amudurusravya/myrepo.git,2016-07-19 19:24:13+00:00,respository,0,amudurusravya/myrepo,63721782,Verilog,myrepo,3637,0,2016-07-19 19:43:02+00:00,[],None
812,https://github.com/Mels075/proy_3_grupo_1_sem_1_2016.git,2016-05-10 06:31:53+00:00,Control y programación RTC con PicoBalze. Johan Arrieta y Melissa Fonseca,0,Mels075/proy_3_grupo_1_sem_1_2016,58435720,Verilog,proy_3_grupo_1_sem_1_2016,126,0,2016-05-10 06:44:43+00:00,[],None
813,https://github.com/winter1894/DE1_SoC-DFOS.git,2016-05-01 03:51:36+00:00,,0,winter1894/DE1_SoC-DFOS,57477237,Verilog,DE1_SoC-DFOS,4,0,2016-05-01 03:51:43+00:00,[],None
814,https://github.com/danielztolnai/leafonthewind.git,2016-04-30 23:13:46+00:00,"The pure hardware version of the classic game River Raid, implemented on a Spartan 6 FPGA.",0,danielztolnai/leafonthewind,57465733,Verilog,leafonthewind,27,0,2016-04-30 23:33:42+00:00,[],None
815,https://github.com/arnoldelena/ArchitectureFinal.git,2016-04-30 23:58:07+00:00,,0,arnoldelena/ArchitectureFinal,57466903,Verilog,ArchitectureFinal,1205,0,2016-05-01 00:32:47+00:00,[],None
816,https://github.com/bartosz0403/inzzz.git,2016-06-01 21:12:19+00:00,,0,bartosz0403/inzzz,60211152,Verilog,inzzz,625,0,2016-06-01 21:14:14+00:00,[],None
817,https://github.com/GkyHub/vlsi.git,2016-06-03 01:23:18+00:00,A course project,0,GkyHub/vlsi,60308608,Verilog,vlsi,89,0,2016-06-03 01:23:27+00:00,[],None
818,https://github.com/jcallejat/proy_2_grupo_4_sem_1_2016.git,2016-06-09 20:43:16+00:00,Proyecto2: Lectura RTC y mostrar los datos en VGA con numeros generados con ROM,0,jcallejat/proy_2_grupo_4_sem_1_2016,60805731,Verilog,proy_2_grupo_4_sem_1_2016,36,0,2016-06-09 22:12:26+00:00,[],None
819,https://github.com/doublehan07/Verilog_FPGA_Module.git,2016-05-24 08:38:00+00:00,Altera Cyclone II EP2C35F672C6,0,doublehan07/Verilog_FPGA_Module,59555614,Verilog,Verilog_FPGA_Module,8,0,2018-05-15 13:57:07+00:00,[],None
820,https://github.com/darthburkhart/Project4.git,2016-04-25 20:06:49+00:00,ee480,0,darthburkhart/Project4,57072920,Verilog,Project4,265,0,2016-04-25 20:07:07+00:00,[],None
821,https://github.com/cwmli/WordClock.git,2016-04-26 23:22:37+00:00,Verilog code for wordclock,0,cwmli/WordClock,57168538,Verilog,WordClock,13610,0,2016-05-01 00:40:45+00:00,[],None
822,https://github.com/Tefferson/codingground.git,2016-09-04 21:55:59+00:00,Main Repository for Coding Ground,0,Tefferson/codingground,67370251,Verilog,codingground,2,0,2016-09-04 21:56:02+00:00,[],None
823,https://github.com/Kapilan-Balagopalan/Processor.git,2016-09-04 03:04:21+00:00,Code for Simple Micro Sequencer Processor,1,Kapilan-Balagopalan/Processor,67322765,Verilog,Processor,54,0,2016-09-09 01:21:05+00:00,[],None
824,https://github.com/DF4IAH/altera.git,2016-09-06 23:14:21+00:00,svn2git: DF4IAH_V3 (dormant),0,DF4IAH/altera,67553734,Verilog,altera,4364,0,2023-01-28 20:24:31+00:00,[],None
825,https://github.com/yushimountain/data_com.git,2016-07-16 08:39:20+00:00,camyu's project,0,yushimountain/data_com,63473754,Verilog,data_com,45,0,2016-07-16 08:42:19+00:00,[],None
826,https://github.com/LoadCode/FPGA_CODIC.git,2016-06-07 02:05:46+00:00,Repo para la implementación de un generador de señales trigonométricas con el algoritmo CORDIC sobre un dispositivo lógico reconfigurable,0,LoadCode/FPGA_CODIC,60574442,Verilog,FPGA_CODIC,28,0,2016-06-07 02:08:37+00:00,[],https://api.github.com/licenses/gpl-3.0
827,https://github.com/niwa3/cube.git,2016-06-24 02:46:10+00:00,,0,niwa3/cube,61852075,Verilog,cube,139,0,2016-06-24 02:55:46+00:00,[],None
828,https://github.com/lzlzian/csc258-project.git,2016-08-01 20:19:25+00:00,2016 Summer,0,lzlzian/csc258-project,64698725,Verilog,csc258-project,52,0,2016-08-01 23:18:59+00:00,[],None
829,https://github.com/FabioUR/Proyecto1_Gr2_ControladorVGA_IIS_2016.git,2016-08-17 13:06:31+00:00,,0,FabioUR/Proyecto1_Gr2_ControladorVGA_IIS_2016,65908270,Verilog,Proyecto1_Gr2_ControladorVGA_IIS_2016,20,0,2016-11-12 04:43:29+00:00,[],None
830,https://github.com/keyfos/ControladorVGA.git,2016-08-17 02:36:50+00:00,,0,keyfos/ControladorVGA,65869943,Verilog,ControladorVGA,718,0,2016-08-18 03:47:12+00:00,[],None
831,https://github.com/Emicce/Test1.git,2016-08-16 09:53:39+00:00,三大发生大,0,Emicce/Test1,65808859,Verilog,Test1,3755,0,2016-08-16 09:59:44+00:00,[],None
