/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// HSPI peripheral register templates
// Total unique registers: 23

// hspi_hspi_ar_v1: HSPI_AR (version 1)
// Used by: HSPI1.HSPI_AR@stm32u59x, SEC_HSPI1.HSPI_AR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_ar_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"address", std::uint32_t, 31, 0>>;

// hspi_hspi_calfcr_v1: HSPI_CALFCR (version 1)
// Used by: HSPI1.HSPI_CALFCR@stm32u59x, SEC_HSPI1.HSPI_CALFCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_calfcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"calmax", bool, 31, 31, access::ro>,
             groov::field<"reserved1", std::uint16_t, 30, 21, access::ro>,
             groov::field<"coarse", std::uint8_t, 20, 16, access::ro>,
             groov::field<"reserved0", std::uint16_t, 15, 7, access::ro>,
             groov::field<"fine", std::uint8_t, 6, 0, access::ro>>;

// hspi_hspi_calsir_v1: HSPI_CALSIR (version 1)
// Used by: HSPI1.HSPI_CALSIR@stm32u59x, SEC_HSPI1.HSPI_CALSIR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_calsir_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 21, access::ro>,
             groov::field<"coarse", std::uint8_t, 20, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 7, access::ro>,
             groov::field<"fine", std::uint8_t, 6, 0>>;

// hspi_hspi_ccr_v1: HSPI_CCR (version 1)
// Used by: HSPI1.HSPI_CCR@stm32u59x, SEC_HSPI1.HSPI_CCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_ccr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"sioo", bool, 31, 31>,
             groov::field<"reserved4", bool, 30, 30, access::ro>,
             groov::field<"dqse", bool, 29, 29>,
             groov::field<"reserved3", bool, 28, 28, access::ro>,
             groov::field<"ddtr", bool, 27, 27>,
             groov::field<"dmode", std::uint8_t, 26, 24>,
             groov::field<"reserved2", std::uint8_t, 23, 22, access::ro>,
             groov::field<"absize", std::uint8_t, 21, 20>,
             groov::field<"abdtr", bool, 19, 19>,
             groov::field<"abmode", std::uint8_t, 18, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 14, access::ro>,
             groov::field<"adsize", std::uint8_t, 13, 12>,
             groov::field<"addtr", bool, 11, 11>,
             groov::field<"admode", std::uint8_t, 10, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 6, access::ro>,
             groov::field<"isize", std::uint8_t, 5, 4>,
             groov::field<"idtr", bool, 3, 3>,
             groov::field<"imode", std::uint8_t, 2, 0>>;

// hspi_hspi_cr_v1: HSPI_CR (version 1)
// Used by: HSPI1.HSPI_CR@stm32u59x, SEC_HSPI1.HSPI_CR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"msel", std::uint8_t, 31, 30>,
             groov::field<"fmode", std::uint8_t, 29, 28>,
             groov::field<"reserved3", std::uint8_t, 27, 24, access::ro>,
             groov::field<"pmm", bool, 23, 23>,
             groov::field<"apms", bool, 22, 22>,
             groov::field<"reserved2", bool, 21, 21, access::ro>,
             groov::field<"toie", bool, 20, 20>,
             groov::field<"smie", bool, 19, 19>,
             groov::field<"ftie", bool, 18, 18>,
             groov::field<"tcie", bool, 17, 17>,
             groov::field<"teie", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 14, access::ro>,
             groov::field<"fthres", std::uint8_t, 13, 8>,
             groov::field<"fsel", bool, 7, 7>,
             groov::field<"dmm", bool, 6, 6>,
             groov::field<"reserved0", std::uint8_t, 5, 4, access::ro>,
             groov::field<"tcen", bool, 3, 3>,
             groov::field<"dmaen", bool, 2, 2>,
             groov::field<"abort", bool, 1, 1>,
             groov::field<"en", bool, 0, 0>>;

// hspi_hspi_dcr1_v1: HSPI_DCR1 (version 1)
// Used by: HSPI1.HSPI_DCR1@stm32u59x, SEC_HSPI1.HSPI_DCR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_dcr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved4", std::uint8_t, 31, 27, access::ro>,
             groov::field<"mtyp", std::uint8_t, 26, 24>,
             groov::field<"reserved3", std::uint8_t, 23, 21, access::ro>,
             groov::field<"devsize", std::uint8_t, 20, 16>,
             groov::field<"reserved2", std::uint8_t, 15, 14, access::ro>,
             groov::field<"csht", std::uint8_t, 13, 8>,
             groov::field<"reserved1", std::uint8_t, 7, 4, access::ro>,
             groov::field<"dlybyp", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"frck", bool, 1, 1>,
             groov::field<"ckmode", bool, 0, 0>>;

// hspi_hspi_dcr2_v1: HSPI_DCR2 (version 1)
// Used by: HSPI1.HSPI_DCR2@stm32u59x, SEC_HSPI1.HSPI_DCR2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_dcr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 19, access::ro>,
             groov::field<"wrapsize", std::uint8_t, 18, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 8, access::ro>,
             groov::field<"prescaler", std::uint8_t, 7, 0>>;

// hspi_hspi_dcr3_v1: HSPI_DCR3 (version 1)
// Used by: HSPI1.HSPI_DCR3@stm32u59x, SEC_HSPI1.HSPI_DCR3@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_dcr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 21, access::ro>,
             groov::field<"csbound", std::uint8_t, 20, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 8, access::ro>,
             groov::field<"maxtran", std::uint8_t, 7, 0>>;

// hspi_hspi_dcr4_v1: HSPI_DCR4 (version 1)
// Used by: HSPI1.HSPI_DCR4@stm32u59x, SEC_HSPI1.HSPI_DCR4@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_dcr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"refresh", std::uint32_t, 31, 0>>;

// hspi_hspi_dlr_v1: HSPI_DLR (version 1)
// Used by: HSPI1.HSPI_DLR@stm32u59x, SEC_HSPI1.HSPI_DLR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_dlr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"dl", std::uint32_t, 31, 0>>;

// hspi_hspi_dr_v1: HSPI_DR (version 1)
// Used by: HSPI1.HSPI_DR@stm32u59x, SEC_HSPI1.HSPI_DR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_dr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"data", std::uint32_t, 31, 0>>;

// hspi_hspi_fcr_v1: HSPI_FCR (version 1)
// Used by: HSPI1.HSPI_FCR@stm32u59x, SEC_HSPI1.HSPI_FCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_fcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 5, access::ro>,
             groov::field<"ctof", bool, 4, 4, access::wo>,
             groov::field<"csmf", bool, 3, 3, access::wo>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"ctcf", bool, 1, 1, access::wo>,
             groov::field<"ctef", bool, 0, 0, access::wo>>;

// hspi_hspi_hlcr_v1: HSPI_HLCR (version 1)
// Used by: HSPI1.HSPI_HLCR@stm32u59x, SEC_HSPI1.HSPI_HLCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_hlcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"trwr", std::uint8_t, 23, 16>,
             groov::field<"tacc", std::uint8_t, 15, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 2, access::ro>,
             groov::field<"wzl", bool, 1, 1>,
             groov::field<"lm", bool, 0, 0>>;

// hspi_hspi_lptr_v1: HSPI_LPTR (version 1)
// Used by: HSPI1.HSPI_LPTR@stm32u59x, SEC_HSPI1.HSPI_LPTR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_lptr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"timeout", std::uint16_t, 15, 0>>;

// hspi_hspi_pir_v1: HSPI_PIR (version 1)
// Used by: HSPI1.HSPI_PIR@stm32u59x, SEC_HSPI1.HSPI_PIR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_pir_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"interval", std::uint16_t, 15, 0>>;

// hspi_hspi_psmar_v1: HSPI_PSMAR (version 1)
// Used by: HSPI1.HSPI_PSMAR@stm32u59x, SEC_HSPI1.HSPI_PSMAR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_psmar_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"match", std::uint32_t, 31, 0>>;

// hspi_hspi_psmkr_v1: HSPI_PSMKR (version 1)
// Used by: HSPI1.HSPI_PSMKR@stm32u59x, SEC_HSPI1.HSPI_PSMKR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_psmkr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"mask", std::uint32_t, 31, 0>>;

// hspi_hspi_sr_v1: HSPI_SR (version 1)
// Used by: HSPI1.HSPI_SR@stm32u59x, SEC_HSPI1.HSPI_SR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 15, access::ro>,
             groov::field<"flevel", std::uint8_t, 14, 8, access::ro>,
             groov::field<"reserved0", std::uint8_t, 7, 6, access::ro>,
             groov::field<"busy", bool, 5, 5, access::ro>,
             groov::field<"tof", bool, 4, 4, access::ro>,
             groov::field<"smf", bool, 3, 3, access::ro>,
             groov::field<"ftf", bool, 2, 2, access::ro>,
             groov::field<"tcf", bool, 1, 1, access::ro>,
             groov::field<"tef", bool, 0, 0, access::ro>>;

// hspi_hspi_wabr_v1: HSPI_WABR (version 1)
// Used by: HSPI1.HSPI_WABR@stm32u59x, SEC_HSPI1.HSPI_WABR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_wabr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"alternate", std::uint32_t, 31, 0>>;

// hspi_hspi_wccr_v1: HSPI_WCCR (version 1)
// Used by: HSPI1.HSPI_WCCR@stm32u59x, SEC_HSPI1.HSPI_WCCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_wccr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved4", std::uint8_t, 31, 30, access::ro>,
             groov::field<"dqse", bool, 29, 29>,
             groov::field<"reserved3", bool, 28, 28, access::ro>,
             groov::field<"ddtr", bool, 27, 27>,
             groov::field<"dmode", std::uint8_t, 26, 24>,
             groov::field<"reserved2", std::uint8_t, 23, 22, access::ro>,
             groov::field<"absize", std::uint8_t, 21, 20>,
             groov::field<"abdtr", bool, 19, 19>,
             groov::field<"abmode", std::uint8_t, 18, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 14, access::ro>,
             groov::field<"adsize", std::uint8_t, 13, 12>,
             groov::field<"addtr", bool, 11, 11>,
             groov::field<"admode", std::uint8_t, 10, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 6, access::ro>,
             groov::field<"isize", std::uint8_t, 5, 4>,
             groov::field<"idtr", bool, 3, 3>,
             groov::field<"imode", std::uint8_t, 2, 0>>;

// hspi_hspi_wir_v1: HSPI_WIR (version 1)
// Used by: HSPI1.HSPI_WIR@stm32u59x, SEC_HSPI1.HSPI_WIR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_wir_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"instruction", std::uint32_t, 31, 0>>;

// hspi_hspi_wptcr_v1: HSPI_WPTCR (version 1)
// Used by: HSPI1.HSPI_WPTCR@stm32u59x, SEC_HSPI1.HSPI_WPTCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_wptcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", bool, 31, 31, access::ro>,
             groov::field<"sshift", bool, 30, 30>,
             groov::field<"reserved1", bool, 29, 29, access::ro>,
             groov::field<"dhqc", bool, 28, 28>,
             groov::field<"reserved0", std::uint32_t, 27, 5, access::ro>,
             groov::field<"dcyc", std::uint8_t, 4, 0>>;

// hspi_hspi_wtcr_v1: HSPI_WTCR (version 1)
// Used by: HSPI1.HSPI_WTCR@stm32u59x, SEC_HSPI1.HSPI_WTCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hspi_hspi_wtcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 5, access::ro>,
             groov::field<"dcyc", std::uint8_t, 4, 0>>;

} // namespace stm32::registers
