opt: 118
vflag!micro[0]: 0010000000000000000000001100000000001000000000000000000000000000
micro[1]: 0010000000000000000000010000000000001000000000000000000000000000
micro[2]: 1100010000000111000000000010000000000000000010000000000000000000
micro[3]: 0000000000000000000000000000000000000000000000000000000000000000
micro[4]: 0010000000000000000000000000000000000000000000000000000000000000
micro[5]: 0010000000000000000000000000000000000000000000000000000000000000
micro[6]: 0010000000000000000000000000000000000000000000000000000000000000
micro[7]: 0010000000000000000000000000000000000000000000000000000000000000
micro[8]: 0010000000000000000000000000000000000000000000000000000000000000
micro[9]: 0010000000000000000000000000000000000000000000000000000000000000
micro[10]: 0001000010001001101000000000100000010000000000000000000000000000
micro[11]: 0001000010001001101000000000100000110000000000000000000000000000
micro[12]: 0001000010011000101000000000100001010000000000000000000000000000
micro[13]: 0001000010011000101000000000100001110000000000000000000000000000
micro[14]: 0000000000000000000000000000000000001000000000000000000000000000
micro[15]: 0001000010001001101000000000100100010000000000000000000000000000
micro[16]: 0001000010001001101000000000101100010000000000000000000000000000
micro[17]: 0010000000000000000000011000000000001000000000000000000000000000
micro[18]: 0010000000000000000000011000000000001000000000000000000000000000
micro[19]: 0010000000000000000000011000000000001000000000000000000000000000
micro[20]: 0010000000000000000000011000000000001000000000000000000000000000
micro[21]: 0000000000000000000000000000000000000000000000000000000000000000
micro[22]: 0010000000000000000000011000000000001000000000000000000000000000
micro[23]: 0010000000000000000000011000000000001000000000000000000000000000
micro[24]: 0000000000000000000000000000000000000000000000000000000000000000
micro[25]: 0000000000000000000000000000000000000000000000000000000000000000
micro[26]: 0000000000000000000000000000000000000000000000000000000000000000
micro[27]: 0000000000000000000000000000000000000000000000000000000000000000
micro[28]: 0001000010000000101000000000100000010000000001000000000000000000
micro[29]: 0000000000000000000000000000000000000000000000000000000000000000
micro[30]: 0010000000000000000000100000000000001000000000000000000000000000
micro[31]: 0000001000000000000000000000000000000000000000000000000000000000
micro[32]: 1000000001100000000000000000100000000000000000000000000000000000
micro[33]: 0001000010100000011100000000100000010000000000000000000000000000
micro[34]: 0000000000000000000000000000000000000000000000000000000000000000
micro[35]: 0000000000000000000000000000000000010001000000000000000000000000
micro[36]: 0000001000000000000000000000000000000000000000000000000000000000
micro[37]: 0000000000000000000000000000000000000000010000000000000000000000
micro[38]: 0001000011110000101000000000100000010000000000000000000000000000
micro[39]: 0001000010000000111100000000100000010000000000000000000000000000
micro[40]: 0000000010001001000000000000100000010000000100000000000000000000
micro[41]: 0010000010000000000010000000100000000000000000000000000000000000
micro[42]: 0000000010000000000000000000000000010000001000000000000000000000
micro[43]: 0001000000000000101000000110100000010000000000000000000000000000
micro[44]: 0000000010100000000000000000100000010000000000000000000000000000
micro[45]: 0010000000000000000000101000000000000000000000000000000000000000
micro[46]: 0010000000000000000000101000000000000000000000000000000000000000
micro[47]: 0001000010001001101000000000100010010000000000000000000000000000
micro[48]: 0001000010001001101000000000100010110000000000000000000000000000
micro[49]: 1000000001100000000000000000100000000000000000000000000000000000
micro[50]: 0010000011110000000010000000100000001000100000000000000000000000
micro[51]: 0010000010000000000010000000100000001000000000000000000000000000
micro[52]: 0000000000000000000000000000000000000000000000000000000000000000
micro[53]: 0000000000000000000000000000000000000000000000000000000000000000
micro[54]: 0000000000000000000000000000000000000000000000000000000000000000
micro[55]: 0000000000000000000000000000000000000000000000000000000000000000
micro[56]: 0000000000000000000000000000000000000000000000000000000000000000
micro[57]: 0000000000000000000000000000000000000000000000000000000000000000
micro[58]: 0000000000000000000000000000000000000000000000000000000000000000
micro[59]: 0000000000000000000000000000000000000000000000000000000000000000
micro[60]: 0000000000000000000000000000000000000000000000000000000000000000
micro[61]: 0000000000000000000000000000000000000000000000000000000000000000
micro[62]: 0000000000000000000000000000000000000000000000000000000000000000
micro[63]: 0000000000000000000000000000000000000000000000000000000000000000
micro[64]: 0000000000000000000000000000000000000000000000000000000000000000
micro[65]: 0000000000000000000000000000000000000000000000000000000000000000
micro[66]: 0000000000000000000000000000000000000000000000000000000000000000
micro[67]: 0000000000000000000000000000000000000000000000000000000000000000
micro[68]: 1000000001010000000000000100000000000000000000000000000000000000
micro[69]: 1000000001010000000000000100000000000000000000000000000000000000
micro[70]: 1000000001010000000000000100000000000000000000000000000000000000
micro[71]: 1000000001010000000000000100000000000000000000000000000000000000
micro[72]: 1000000001010000000000000100000000000000000000000000000000000000
micro[73]: 1000000001010000000000000100000000000000000000000000000000000000
micro[74]: 0000000000000000000000000000000000000000000000000000000000000000
micro[75]: 0000000000000000000000000000000000000000000000000000000000000000
micro[76]: 0000000000000000000000000000000000000000000000000000000000000000
micro[77]: 0000000000000000000000000000000000000000000000000000000000000000
micro[78]: 0000000000000000000000000000000000000000000000000000000000000000
micro[79]: 0000000000000000000000000000000000000000000000000000000000000000
micro[80]: 0000000000000000000000000000000000000000000000000000000000000000
micro[81]: 0000000000000000000000000000000000000000000000000000000000000000
micro[82]: 0000000000000000000000000000000000000000000000000000000000000000
micro[83]: 0000000000000000000000000000000000000000000000000000000000000000
micro[84]: 0000000000000000000000000000000000000000000000000000000000000000
micro[85]: 0000000000000000000000000000000000000000000000000000000000000000
micro[86]: 0000000000000000000000000000000000000000000000000000000000000000
micro[87]: 0000000000000000000000000000000000000000000000000000000000000000
micro[88]: 1000000010001001000000000000100000000000000000000000000000000000
micro[89]: 1000000010001001000000000000100000000000000000000000000000000000
micro[90]: 1000000010001001000000000000100000000000000000000000000000000000
micro[91]: 1000000010001001000000000000100000000000000000000000000000000000
micro[92]: 0000000000000000000000000000000000000000000000000000000000000000
micro[93]: 0000000000000000000000000000000000000000000000000000000000000000
micro[94]: 0000000000000000000000000000000000000000000000000000000000000000
micro[95]: 1000000001100000000000000000100000000000000000000000000000000000
micro[96]: 0011000000000000101001000100000000000000000010000000000000000000
micro[97]: 0000000000000000000000000000000000000000000000000000000000000000
micro[98]: 0000000000000000000000000000000000000000000000000000000000000000
micro[99]: 0000000000000000000000000000000000000000000000000000000000000000
micro[100]: 1000000001100000000000000000100000000000000000000000000000000000
micro[101]: 0000000000000000000000000000000000000000000000000000000000000000
micro[102]: 0000000000000000000000000000000000000000000000000000000000000000
micro[103]: 0000000000000000000000000000000000000000000000000000000000000000
micro[104]: 0000000000000000000000000000000000000000000000000000000000000000
micro[105]: 0000000000000000000000000000000000000000000000000000000000000000
micro[106]: 0000000000000000000000000000000000000000000000000000000000000000
micro[107]: 0000000000000000000000000000000000000000000000000000000000000000
micro[108]: 0000000000000000000000000000000000000000000000000000000000000000
micro[109]: 0000000000000000000000000000000000000000000000000000000000000000
micro[110]: 0000000000000000000000000000000000000000000000000000000000000000
micro[111]: 0000000000000000000000000000000000000000000000000000000000000000
micro[112]: 0000000000000000000000000000000000000000000000000000000000000000
micro[113]: 0011000000000000101001000100000000000000100010000000000000000000
micro[114]: 0000000000000000000000000000000000000000000000000000000000000000
micro[115]: 0000000000000000000000000000000000000000000000000000000000000000
micro[116]: 0000000000000000000000000000000000000000000000000000000000000000
micro[117]: 0000000000000000000000000000000000000000000000000000000000000000
micro[118]: 0000000000000000000000000000000000000000000000000000000000000000
micro[119]: 0000000000000000000000000000000000000000000000000000000000000000
micro[120]: 0000000000000000000000000000000000000000000000000000000000000000
micro[121]: 0000000000000000000000000000000000000000000000000000000000000000
micro[122]: 0000000000000000000000000000000000000000000000000000000000000000
micro[123]: 0000000000000000000000000000000000000000000000000000000000000000
micro[124]: 0000000000000000000000000000000000000000000000000000000000000000
micro[125]: 0000000000000000000000000000000000000000000000000000000000000000
micro[126]: 0000000000000000000000000000000000000000000000000000000000000000
micro[127]: 0000000000000000000000000000000000000000000000000000000000000000
micro[128]: 0001000000000000101000000100000000000000000000000000000000000000
micro[129]: 0001000001110000011100000100000000000000000000000000000000000000
micro[130]: 0000000000000000000000000000000000000000000000000000000000000000
micro[131]: 0000000000000000000000000000000000000000000000000000000000000000
micro[132]: 0011000000000000101101000100000000000000000010000000000000000000
micro[133]: 0011000100000000101101000100000000000000000010000000000000000000
micro[134]: 0010100010110000000010000000100000000000000000000000000000000000
micro[135]: 0010100110110000000010000000100000000000000000000000000000000000
micro[136]: 0010100000000000000010000000100000000000000000000000000000000000
micro[137]: 0010100100000000000010000000100000000000000000000000000000000000
micro[138]: 0000000000000000000000000000000000000000000000000000000000000000
micro[139]: 0000000000000000000000000000000000000000000000000000000000000000
micro[140]: 0000000000000000000000000000000000000000000000000000000000000000
micro[141]: 0000000000000000000000000000000000000000000000000000000000000000
micro[142]: 0000000010001001000000000000110100100000000000000000000000000000
micro[143]: 0000000000000000000000000000000000000000000000000000000000000000
micro[144]: 0000000000000000000000000000000000000000000000000000000000000000
micro[145]: 0001000000001001101000000011000000000000000000000000000000000000
micro[146]: 0001000000001001101000000011000000100000000000000000000000000000
micro[147]: 0001000010010000101000000001000001000000000000000000000000000000
micro[148]: 0001000010010000101000000001000001100000000000000000000000000000
micro[149]: 0000000000000000000000000000000000000000000000000000000000000000
micro[150]: 0001000000001001101000000100100100000000000000000000000000000000
micro[151]: 0001000000001001101000000100101100000000000000000000000000000000
micro[152]: 0011000000000000101001000100000000000000000010000000000000000000
micro[153]: 0011000100000000101001000100000000000000000010000000000000000000
micro[154]: 0010100010100000000010000000100000000000000000000000000000000000
micro[155]: 0010100110100000000010000000100000000000000000000000000000000000
micro[156]: 0000000000000000000000000000000000000000000000000000000000000000
micro[157]: 0000000000000000000000000000000000000000000000000000000000000000
micro[158]: 0001000000001011101100000100100011000000000000000000000000000000
micro[159]: 0010100010100000000010000000100000000000000000000000000000000000
micro[160]: 0000000000000000000000000000000000000100000000000000000000000000
micro[161]: 0000000000000000000000000000000000000000000000000000000000000000
micro[162]: 0000000000000000000000000000000000000000000000000000000000000000
micro[163]: 0000000000000000000000000000000000000000000000000000000000000000
micro[164]: 0010100010100000000010000000100000000000100000000000000000000000
micro[165]: 0000000000000000000000000000000000000000010000000000000000000000
micro[166]: 0000000000000000000000000000000000000000000000000000000000000000
micro[167]: 0000000000000000000000000000000000000000000000000000000000000000
micro[168]: 0000000000000000000000000000000000000000000000000000000000000000
micro[169]: 0001000000000000101000000001100000000000000000000000000000000000
micro[170]: 0000000000000000000000000000000000000000000000000000000000000000
micro[171]: 0000000000000000000000000000000000000000000000000000000000000000
micro[172]: 0000000000000000000000000000000000000000000000000000000000000000
micro[173]: 0001000011000000101100000001000010000000000000000000000000000000
micro[174]: 0001000011000000101100000001000010100000000000000000000000000000
micro[175]: 0000000000000000000000000000000000000000000000000000000000000000
micro[176]: 0000000000000000000000000000000000000000000000000000000000000000
micro[177]: 0000000000000000000000000000000000000100000000000000000000000000
micro[178]: 0001000000000000101000000100100000000000000000000000000000000000
micro[179]: 0001000000000000111100000100100000000000100000000000000000000000
micro[180]: 0000000000000000000000000000000000000000000000000000000000000000
micro[181]: 0000000000000000000000000000000000000000000000000000000000000000
micro[182]: 0000000000000000000000000000000000000000000000000000000000000000
micro[183]: 0000000000000000000000000000000000000000000000000000000000000000
micro[184]: 0000000000000000000000000000000000000000000000000000000000000000
micro[185]: 0000000000000000000000000000000000000000000000000000000000000000
micro[186]: 0000000000000000000000000000000000000000000000000000000000000000
micro[187]: 0000000000000000000000000000000000000000000000000000000000000000
micro[188]: 0000000000000000000000000000000000000000000000000000000000000000
micro[189]: 0000000000000000000000000000000000000000000000000000000000000000
micro[190]: 0000000000000000000000000000000000000000000000000000000000000000
micro[191]: 0000000000000000000000000000000000000000000000000000000000000000
Opening: validation/A_sim.mifFound colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 00: cc01
2: a
4: 9c50
6: 201c
8: 2002
a: fe00
c: 4a
e: ce80
10: cc01
12: 9c50
14: 200e
16: 2002
18: fe00
1a: c03
1c: bdfe
1e: 555
20: b41d
22: fe00
24: c03
26: bdfe
28: 7fd
2a: b41d
2c: fe00
Found colon - skip: 0Found colon - skip: 0Init done..
-------------------------------------------------------------------------
Tick: 0.FETCH(1).0, PC: 0, SP: 0, BP: 0 MAR: 0(0), MDR: 0 CR: 00000001
IR: DECODING (0) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 0.FETCHM(2).1, PC: 0, SP: 0, BP: 0 MAR: 0(cc01), MDR: 0 CR: 00000001
IR: DECODING (0) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- cc01
-------------------------------------------------------------------------
Tick: 1.FETCHM(2).0, PC: 2, SP: 0, BP: 0 MAR: 0(cc01), MDR: 0 CR: 00000001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR1(2) OP0(2) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(2) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 1.DECODE(3).1, PC: 2, SP: 0, BP: 0 MAR: 0(cc01), MDR: 0 CR: 00000001
IR: lcr (cc01) - (1100110000000001), Micro(38): 000100001111000010100000000010000001000000000000
REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR0(1) REGR1(0) OP0(1) loadneg: 0 
ALUS(0) ALUout(1) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 2.DECODE(3).0, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 0 CR: 00000001
IR: DECODING (cc01) Micro(38): 000100001111000010100000000010000001000000000000
REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 2.DECODEM(4).1, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 0 CR: 00000001
IR: lcr (cc01) - (1100110000000001), Micro(38): 000100001111000010100000000010000001000000000000
REG_LOAD REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 1
-------------------------------------------------------------------------
Tick: 3.DECODEM(4).0, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 0 CR: 00000001
IR: lcr (cc01) - (1100110000000001), Micro(38): 000100001111000010100000000010000001000000000000
REG_LOAD REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 3.FETCH(1).1, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 0 CR: 00000001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR0(0) REGR1(2) OP0(2) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 2
-------------------------------------------------------------------------
Tick: 4.FETCH(1).0, PC: 2, SP: 0, BP: 0 MAR: 2(cc01), MDR: 0 CR: 00000001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 4.FETCHM(2).1, PC: 2, SP: 0, BP: 0 MAR: 2(a), MDR: 0 CR: 00000001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- a
-------------------------------------------------------------------------
Tick: 5.FETCHM(2).0, PC: 4, SP: 0, BP: 0 MAR: 2(a), MDR: 0 CR: 00000001
IR: DECODING (a) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(2) ALUS(0) REGR1(4) OP0(4) MDRin(2) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(4) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR1(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 5.DECODE(3).1, PC: 4, SP: 0, BP: 0 MAR: 2(a), MDR: 0 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) ALUS(0) REGR1(0) OP0(0) MDRin(1) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 6.DECODE(3).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: DECODING (a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(1) loadneg: 0 
ALUS(0) ALUout(1) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 6.DECODEM(4).1, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 7.DECODEM(4).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 7.EXEC(7).1, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(2) ALUS(0) MDRin(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 8.EXEC(7).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 8.EXECM(8).1, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 1
-------------------------------------------------------------------------
Tick: 9.EXECM(8).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: ldi (a) - (0000000000001010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 9.FETCH(1).1, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 1 CR: 00000001
IR: DECODING (a) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR1(4) OP0(4) loadneg: 0 
ALUS(0) ALUout(4) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR1(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 4
-------------------------------------------------------------------------
Tick: 10.FETCH(1).0, PC: 4, SP: 0, BP: 0 MAR: 4(a), MDR: 1 CR: 00000001
IR: DECODING (a) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR1(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 10.FETCHM(2).1, PC: 4, SP: 0, BP: 0 MAR: 4(9c50), MDR: 1 CR: 00000001
IR: DECODING (a) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:REGR1(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- 9c50
-------------------------------------------------------------------------
Tick: 11.FETCHM(2).0, PC: 6, SP: 0, BP: 0 MAR: 4(9c50), MDR: 1 CR: 00000001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(20) ALUS(0) REGR1(6) OP0(6) MDRin(20) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(6) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(6) 1:REGR0(0) func: out:6
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 11.DECODE(3).1, PC: 6, SP: 0, BP: 0 MAR: 4(9c50), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 12.DECODE(3).0, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: DECODING (9c50) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 12.DECODEM(4).1, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 1 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 13.DECODEM(4).0, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 1 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 13.EXEC(7).1, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) REGR0(1) REGR1(1) OP0(1) OP1(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(1) 1:REGR1(1) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 14.EXEC(7).0, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(1) 1:REGR1(1) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 14.EXECM(8).1, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(1) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(1) 1:REGR1(1) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
-------------------------------------------------------------------------
Tick: 15.EXECM(8).0, PC: 8, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(1) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(1) 1:REGR1(1) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 15.FETCH(1).1, PC: 8, SP: 0, BP: 0 MAR: 4(fefe), MDR: 1 CR: 00000001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) ALUout(2) REGR0(0) REGR1(8) OP0(8) OP1(0) loadneg: 0 
ALUS(0) ALUout(8) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 8
-------------------------------------------------------------------------
Tick: 16.FETCH(1).0, PC: 8, SP: 0, BP: 0 MAR: 8(9c50), MDR: 1 CR: 00000001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 16.FETCHM(2).1, PC: 8, SP: 0, BP: 0 MAR: 8(2002), MDR: 1 CR: 00000001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(8) 1:REGR0(0) func: out:8
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 17.FETCHM(2).0, PC: a, SP: 0, BP: 0 MAR: 8(2002), MDR: 1 CR: 00000001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(0) ALUS(0) REGR1(10) OP0(10) MDRin(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(10) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(a) 1:REGR0(0) func: out:a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 17.DECODE(3).1, PC: a, SP: 0, BP: 0 MAR: 8(2002), MDR: 1 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 18.DECODE(3).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 18.DECODEM(4).1, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 19.DECODEM(4).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 19.EXEC(7).1, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(10) OP0(2) OP1(10) MDRin(0) loadneg: 0 
ALUS(0) ALUout(12) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(a) func: out:c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 20.EXEC(7).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(a) func: out:c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 20.EXECM(8).1, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(a) func: out:c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- c
-------------------------------------------------------------------------
Tick: 21.EXECM(8).0, PC: c, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) REGR0(12) OP1(12) loadneg: 1 
ALUS(0) ALUout(14) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(c) func: out:e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 21.FETCH(1).1, PC: c, SP: 0, BP: 0 MAR: 8(fefe), MDR: 2 CR: 00000001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR0(0) REGR1(12) OP0(12) OP1(0) loadneg: 0 
ALUS(0) ALUout(12) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(c) 1:REGR0(0) func: out:c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- c
-------------------------------------------------------------------------
Tick: 22.FETCH(1).0, PC: c, SP: 0, BP: 0 MAR: c(2002), MDR: 2 CR: 00000001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(c) 1:REGR0(0) func: out:c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 22.FETCHM(2).1, PC: c, SP: 0, BP: 0 MAR: c(4a), MDR: 2 CR: 00000001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(c) 1:REGR0(0) func: out:c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- 4a
-------------------------------------------------------------------------
Tick: 23.FETCHM(2).0, PC: e, SP: 0, BP: 0 MAR: c(4a), MDR: 2 CR: 00000001
IR: DECODING (4a) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(18) ALUS(0) REGR1(14) OP0(14) MDRin(18) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(14) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:REGR1(e) 1:REGR0(0) func: out:e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 23.DECODE(3).1, PC: e, SP: 0, BP: 0 MAR: c(4a), MDR: 2 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(9) ALUS(0) REGR1(0) OP0(2) MDRin(9) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0009
-------------------------------------------------------------------------
Tick: 24.DECODE(3).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: DECODING (4a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(9) loadneg: 0 
ALUS(0) ALUout(9) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 24.DECODEM(4).1, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 25.DECODEM(4).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 25.EXEC(7).1, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(18) ALUS(0) MDRin(18) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 26.EXEC(7).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 26.EXECM(8).1, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 9
-------------------------------------------------------------------------
Tick: 27.EXECM(8).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: ldi (4a) - (0000000001001010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:1, tgt:2
ALU: 0:MDRout(9) 1:REGR0(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 27.FETCH(1).1, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 9 CR: 00000001
IR: DECODING (4a) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR1(14) OP0(14) loadneg: 0 
ALUS(0) ALUout(14) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:REGR1(e) 1:REGR0(0) func: out:e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- e
-------------------------------------------------------------------------
Tick: 28.FETCH(1).0, PC: e, SP: 0, BP: 0 MAR: e(4a), MDR: 9 CR: 00000001
IR: DECODING (4a) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:REGR1(e) 1:REGR0(0) func: out:e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 28.FETCHM(2).1, PC: e, SP: 0, BP: 0 MAR: e(ce80), MDR: 9 CR: 00000001
IR: DECODING (4a) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:2
ALU: 0:REGR1(e) 1:REGR0(0) func: out:e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- ce80
-------------------------------------------------------------------------
Tick: 29.FETCHM(2).0, PC: 10, SP: 0, BP: 0 MAR: e(ce80), MDR: 9 CR: 00000001
IR: DECODING (ce80) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(32) ALUS(0) REGR1(16) OP0(16) MDRin(32) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(16) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR1(10) 1:REGR0(0) func: out:10
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 29.DECODE(3).1, PC: 10, SP: 0, BP: 0 MAR: e(ce80), MDR: 9 CR: 00000001
IR: wcr (ce80) - (1100111010000000), Micro(39): 000100001000000011110000000010000001000000000000
REGR0S(ARG0) REGWS(FLAGS) OP1S(REGR1) ALUS(0) REGR0(9) REGR1(0) OP0(9) loadneg: 0 
ALUS(0) ALUout(9) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:REG0, w:FLAGS
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 30.DECODE(3).0, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 9 CR: 00000001
IR: DECODING (ce80) Micro(39): 000100001000000011110000000010000001000000000000
REGR0S(ARG0) REGWS(FLAGS) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:REG0, w:FLAGS
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 30.DECODEM(4).1, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 9 CR: 00000001
IR: wcr (ce80) - (1100111010000000), Micro(39): 000100001000000011110000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGWS(FLAGS) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:REG0, w:FLAGS
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
FLAGS <- 9
-------------------------------------------------------------------------
Tick: 31.DECODEM(4).0, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 9 CR: 00001001
IR: wcr (ce80) - (1100111010000000), Micro(39): 000100001000000011110000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGWS(FLAGS) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:REG0, w:FLAGS
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
CR <- 9
-------------------------------------------------------------------------
Tick: 31.FETCH(1).1, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 9 CR: 00001001
IR: DECODING (ce80) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR0(0) REGR1(16) OP0(16) loadneg: 0 
ALUS(0) ALUout(16) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR1(10) 1:REGR0(0) func: out:10
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 10
-------------------------------------------------------------------------
Tick: 32.FETCH(1).0, PC: 10, SP: 0, BP: 0 MAR: 10(ce80), MDR: 9 CR: 00001001
IR: DECODING (ce80) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR1(10) 1:REGR0(0) func: out:10
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 32.FETCHM(2).1, PC: 10, SP: 0, BP: 0 MAR: 10(cc01), MDR: 9 CR: 00001001
IR: DECODING (ce80) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR1(10) 1:REGR0(0) func: out:10
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- cc01
-------------------------------------------------------------------------
Tick: 33.FETCHM(2).0, PC: 12, SP: 0, BP: 0 MAR: 10(cc01), MDR: 9 CR: 00001001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(0) ALUS(0) REGR1(18) OP0(18) MDRin(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(18) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(12) 1:REGR0(0) func: out:12
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 33.DECODE(3).1, PC: 12, SP: 0, BP: 0 MAR: 10(cc01), MDR: 9 CR: 00001001
IR: lcr (cc01) - (1100110000000001), Micro(38): 000100001111000010100000000010000001000000000000
REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR0(9) REGR1(0) OP0(9) loadneg: 0 
ALUS(0) ALUout(9) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 34.DECODE(3).0, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 9 CR: 00001001
IR: DECODING (cc01) Micro(38): 000100001111000010100000000010000001000000000000
REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 34.DECODEM(4).1, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 9 CR: 00001001
IR: lcr (cc01) - (1100110000000001), Micro(38): 000100001111000010100000000010000001000000000000
REG_LOAD REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 9
-------------------------------------------------------------------------
Tick: 35.DECODEM(4).0, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 9 CR: 00001001
IR: lcr (cc01) - (1100110000000001), Micro(38): 000100001111000010100000000010000001000000000000
REG_LOAD REGR0S(FLAGS) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:FLAGS, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(9) 1:REGR1(0) func: out:9
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 35.FETCH(1).1, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 9 CR: 00001001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR0(0) REGR1(18) OP0(18) loadneg: 0 
ALUS(0) ALUout(18) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(12) 1:REGR0(0) func: out:12
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 12
-------------------------------------------------------------------------
Tick: 36.FETCH(1).0, PC: 12, SP: 0, BP: 0 MAR: 12(cc01), MDR: 9 CR: 00001001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(12) 1:REGR0(0) func: out:12
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 36.FETCHM(2).1, PC: 12, SP: 0, BP: 0 MAR: 12(9c50), MDR: 9 CR: 00001001
IR: DECODING (cc01) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(12) 1:REGR0(0) func: out:12
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- 9c50
-------------------------------------------------------------------------
Tick: 37.FETCHM(2).0, PC: 14, SP: 0, BP: 0 MAR: 12(9c50), MDR: 9 CR: 00001001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(20) ALUS(0) REGR1(20) OP0(20) MDRin(20) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(20) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 37.DECODE(3).1, PC: 14, SP: 0, BP: 0 MAR: 12(9c50), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 38.DECODE(3).0, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: DECODING (9c50) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 38.DECODEM(4).1, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 1 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 39.DECODEM(4).0, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 1 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 39.EXEC(7).1, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) REGR0(9) REGR1(9) OP0(9) OP1(9) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(9) 1:REGR1(9) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 40.EXEC(7).0, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(9) 1:REGR1(9) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 40.EXECM(8).1, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(1) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(9) 1:REGR1(9) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
-------------------------------------------------------------------------
Tick: 41.EXECM(8).0, PC: 16, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: skip.c (9c50) - (1001110001010000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(1) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR0(9) 1:REGR1(9) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 41.FETCH(1).1, PC: 16, SP: 0, BP: 0 MAR: 12(fefe), MDR: 9 CR: 00001001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) ALUout(18) REGR0(0) REGR1(22) OP0(22) OP1(0) loadneg: 0 
ALUS(0) ALUout(22) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(16) 1:REGR0(0) func: out:16
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 16
-------------------------------------------------------------------------
Tick: 42.FETCH(1).0, PC: 16, SP: 0, BP: 0 MAR: 16(9c50), MDR: 9 CR: 00001001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(16) 1:REGR0(0) func: out:16
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 42.FETCHM(2).1, PC: 16, SP: 0, BP: 0 MAR: 16(2002), MDR: 9 CR: 00001001
IR: DECODING (9c50) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:0
ALU: 0:REGR1(16) 1:REGR0(0) func: out:16
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 43.FETCHM(2).0, PC: 18, SP: 0, BP: 0 MAR: 16(2002), MDR: 9 CR: 00001001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(0) ALUS(0) REGR1(24) OP0(24) MDRin(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(24) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(18) 1:REGR0(0) func: out:18
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 43.DECODE(3).1, PC: 18, SP: 0, BP: 0 MAR: 16(2002), MDR: 9 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 44.DECODE(3).0, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 44.DECODEM(4).1, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 45.DECODEM(4).0, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 45.EXEC(7).1, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(24) OP0(2) OP1(24) MDRin(0) loadneg: 0 
ALUS(0) ALUout(26) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(18) func: out:1a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 46.EXEC(7).0, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(18) func: out:1a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 46.EXECM(8).1, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(18) func: out:1a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 1a
-------------------------------------------------------------------------
Tick: 47.EXECM(8).0, PC: 1a, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) REGR0(26) OP1(26) loadneg: 1 
ALUS(0) ALUout(28) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a) func: out:1c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 47.FETCH(1).1, PC: 1a, SP: 0, BP: 0 MAR: 16(fefe), MDR: 2 CR: 00001001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR0(0) REGR1(26) OP0(26) OP1(0) loadneg: 0 
ALUS(0) ALUout(26) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a) 1:REGR0(0) func: out:1a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 1a
-------------------------------------------------------------------------
Tick: 48.FETCH(1).0, PC: 1a, SP: 0, BP: 0 MAR: 1a(2002), MDR: 2 CR: 00001001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a) 1:REGR0(0) func: out:1a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 48.FETCHM(2).1, PC: 1a, SP: 0, BP: 0 MAR: 1a(c03), MDR: 2 CR: 00001001
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a) 1:REGR0(0) func: out:1a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- c03
-------------------------------------------------------------------------
Tick: 49.FETCHM(2).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(c03), MDR: 2 CR: 00001001
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR1(28) OP0(28) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(28) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1c) 1:REGR0(0) func: out:1c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 49.DECODE(3).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(c03), MDR: 2 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(384) ALUS(0) REGR1(0) OP0(2) MDRin(384) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0180
-------------------------------------------------------------------------
Tick: 50.DECODE(3).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: DECODING (c03) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(384) loadneg: 0 
ALUS(0) ALUout(384) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 50.DECODEM(4).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 51.DECODEM(4).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 51.EXEC(7).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) MDRin(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 52.EXEC(7).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 52.EXECM(8).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 180
-------------------------------------------------------------------------
Tick: 53.EXECM(8).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 53.FETCH(1).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: 180 CR: 00001001
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR1(28) OP0(28) loadneg: 0 
ALUS(0) ALUout(28) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1c) 1:REGR0(0) func: out:1c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 1c
-------------------------------------------------------------------------
Tick: 54.FETCH(1).0, PC: 1c, SP: 0, BP: 0 MAR: 1c(c03), MDR: 180 CR: 00001001
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1c) 1:REGR0(0) func: out:1c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 54.FETCHM(2).1, PC: 1c, SP: 0, BP: 0 MAR: 1c(bdfe), MDR: 180 CR: 00001001
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1c) 1:REGR0(0) func: out:1c
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- bdfe
-------------------------------------------------------------------------
Tick: 55.FETCHM(2).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(bdfe), MDR: 180 CR: 00001001
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(65535) ALUS(0) REGR1(30) OP0(30) MDRin(65535) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(30) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1e) 1:REGR0(0) func: out:1e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 55.DECODE(3).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(bdfe), MDR: 180 CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) IRimm(127) ALUS(0) REGR1(0) OP0(0) MDRin(127) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 007f
-------------------------------------------------------------------------
Tick: 56.DECODE(3).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: DECODING (bdfe) Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 56.DECODEM(4).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
IMMS(IMM7u) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 57.DECODEM(4).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
IMMS(IMM7u) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 57.EXEC(7).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) IRimm(65535) ALUS(6) REGR1(384) OP0(127) OP1(384) MDRin(65535) loadneg: 0 
ALUS(6) ALUout(65408) loadneg: 0 
ALUS(6) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 58.EXEC(7).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) ALUS(6) loadneg: 0 
ALUS(6) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 58.EXECM(8).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REG_LOAD REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) ALUS(6) loadneg: 1 
ALUS(6) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ff80
-------------------------------------------------------------------------
Tick: 59.EXECM(8).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REG_LOAD REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) ALUS(6) REGR1(65408) OP1(65408) loadneg: 1 
ALUS(6) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 59.FETCH(1).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: 7f CR: 00001001
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) ALUout(65535) REGR1(30) OP0(30) OP1(0) loadneg: 0 
ALUS(0) ALUout(30) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1e) 1:REGR0(0) func: out:1e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 1e
-------------------------------------------------------------------------
Tick: 60.FETCH(1).0, PC: 1e, SP: 0, BP: 0 MAR: 1e(bdfe), MDR: 7f CR: 00001001
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1e) 1:REGR0(0) func: out:1e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 60.FETCHM(2).1, PC: 1e, SP: 0, BP: 0 MAR: 1e(555), MDR: 7f CR: 00001001
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1e) 1:REGR0(0) func: out:1e
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- 555
-------------------------------------------------------------------------
Tick: 61.FETCHM(2).0, PC: 20, SP: 0, BP: 0 MAR: 1e(555), MDR: 7f CR: 00001001
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(65493) ALUS(0) REGR1(32) OP0(32) MDRin(65493) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(32) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(20) 1:REGR0(0) func: out:20
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 61.DECODE(3).1, PC: 20, SP: 0, BP: 0 MAR: 1e(555), MDR: 7f CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REGR1(0) OP0(127) MDRin(170) loadneg: 0 
ALUS(0) ALUout(127) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 62.DECODE(3).0, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: aa CR: 00001001
IR: DECODING (555) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(170) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 62.DECODEM(4).1, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: aa CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 63.DECODEM(4).0, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: aa CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 63.EXEC(7).1, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: aa CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65493) ALUS(0) MDRin(65493) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 64.EXEC(7).0, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: aa CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 64.EXECM(8).1, PC: 20, SP: 0, BP: 0 MAR: 1e(fefe), MDR: aa CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- aa
-------------------------------------------------------------------------
Tick: 65.EXECM(8).0, PC: 20, SP: 0, BP: aa MAR: 1e(fefe), MDR: aa CR: 00001001
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 65.FETCH(1).1, PC: 20, SP: 0, BP: aa MAR: 1e(fefe), MDR: aa CR: 00001001
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR1(32) OP0(32) loadneg: 0 
ALUS(0) ALUout(32) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(20) 1:REGR0(0) func: out:20
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 20
-------------------------------------------------------------------------
Tick: 66.FETCH(1).0, PC: 20, SP: 0, BP: aa MAR: 20(555), MDR: aa CR: 00001001
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(20) 1:REGR0(0) func: out:20
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 66.FETCHM(2).1, PC: 20, SP: 0, BP: aa MAR: 20(b41d), MDR: aa CR: 00001001
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(20) 1:REGR0(0) func: out:20
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- b41d
-------------------------------------------------------------------------
Tick: 67.FETCHM(2).0, PC: 22, SP: 0, BP: aa MAR: 20(b41d), MDR: aa CR: 00001001
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) IRimm(7) ALUS(0) REGR1(34) OP0(34) MDRin(7) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) ALUout(34) loadneg: 1 INCR PC! 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(22) 1:REGR0(0) func: out:22
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 67.DECODE(3).1, PC: 22, SP: 0, BP: aa MAR: 20(b41d), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 68.DECODE(3).0, PC: 22, SP: 0, BP: aa MAR: 20(fefe), MDR: aa CR: 00001001
IR: DECODING (b41d) Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 68.DECODEM(4).1, PC: 22, SP: 0, BP: aa MAR: 20(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 1 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 69.DECODEM(4).0, PC: 22, SP: 0, BP: aa MAR: 20(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 1 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 69.READ(5).1, PC: 22, SP: 0, BP: aa MAR: 20(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(65408) OP1(65408) loadneg: 0 
ALUS(0) ALUout(65408) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- ff80
-------------------------------------------------------------------------
Tick: 70.READ(5).0, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 70.READM(6).1, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 71.READM(6).0, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 71.EXEC(7).1, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REGR0(170) REGR1(0) OP0(170) OP1(0) MDRin(65408) loadneg: 0 
ALUS(0) ALUout(170) MDRin(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 72.EXEC(7).0, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 72.EXECM(8).1, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
RAM_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 73.EXECM(8).0, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
RAM_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 1 
ALUS(0) loadneg: 1 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[ff80] <- aa
-------------------------------------------------------------------------
Tick: 73.FETCH(1).1, PC: 22, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001001
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) REGR0(0) REGR1(34) OP0(34) MDRin(7) loadneg: 0 
ALUS(0) ALUout(34) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(22) 1:REGR0(0) func: out:22
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 22
-------------------------------------------------------------------------
Tick: 74.FETCH(1).0, PC: 22, SP: 0, BP: aa MAR: 22(aa), MDR: aa CR: 00001001
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000001000
MAR_LOAD RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(22) 1:REGR0(0) func: out:22
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 74.FETCHM(2).1, PC: 22, SP: 0, BP: aa MAR: 22(fe00), MDR: aa CR: 00001001
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000001000
IR_LOAD INCR_PC RE REGR1S(PC) OP0S(REGR1) ALUS(0) loadneg: 1 INCR PC! INCR_PC_OUT 
ALUS(0) loadneg: 1 INCR PC! 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(22) 1:REGR0(0) func: out:22
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
IR <- fe00
HALT: encountered halt instruction.

-------DSECTION--------
----------------------------REGISTERS-----------------------
R0: 0000
R1: 0009
R2: 0009
R3: ff80
R4: 0000
R5: 00aa
R6: 0000
R7: 0024
CR: 0000000000001001 (9)
----------------------------SYSREGS-----------------------
MAR: 0022
MDR: 00aa
IR: fe00
