<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Crccu Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_crccu-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Crccu Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___c_r_c_c_u.xhtml">Cyclic Redundancy Check Calculation Unit</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> hardware registers.  
 <a href="struct_crccu.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2crccu_8h_source.xhtml">crccu.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a8f739f8b4dffd90fe456180b6fa2da2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a8f739f8b4dffd90fe456180b6fa2da2c">CRCCU_DSCR</a></td></tr>
<tr class="memdesc:a8f739f8b4dffd90fe456180b6fa2da2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x000) CRCCU Descriptor Base Register  <a href="#a8f739f8b4dffd90fe456180b6fa2da2c">More...</a><br /></td></tr>
<tr class="separator:a8f739f8b4dffd90fe456180b6fa2da2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c9491f3ea2e625370397b3fef28529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#ae1c9491f3ea2e625370397b3fef28529">Reserved1</a> [1]</td></tr>
<tr class="separator:ae1c9491f3ea2e625370397b3fef28529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e84c6ce2eaf70b58687a4ff97dd5ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a3e84c6ce2eaf70b58687a4ff97dd5ce9">CRCCU_DMA_EN</a></td></tr>
<tr class="memdesc:a3e84c6ce2eaf70b58687a4ff97dd5ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x008) CRCCU DMA Enable Register  <a href="#a3e84c6ce2eaf70b58687a4ff97dd5ce9">More...</a><br /></td></tr>
<tr class="separator:a3e84c6ce2eaf70b58687a4ff97dd5ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265d9168fe40e88a890dd5c1d6670439"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a265d9168fe40e88a890dd5c1d6670439">CRCCU_DMA_DIS</a></td></tr>
<tr class="memdesc:a265d9168fe40e88a890dd5c1d6670439"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x00C) CRCCU DMA Disable Register  <a href="#a265d9168fe40e88a890dd5c1d6670439">More...</a><br /></td></tr>
<tr class="separator:a265d9168fe40e88a890dd5c1d6670439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e3a95f5f24e79c26c13532d4c3e70f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#af6e3a95f5f24e79c26c13532d4c3e70f">CRCCU_DMA_SR</a></td></tr>
<tr class="memdesc:af6e3a95f5f24e79c26c13532d4c3e70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x010) CRCCU DMA Status Register  <a href="#af6e3a95f5f24e79c26c13532d4c3e70f">More...</a><br /></td></tr>
<tr class="separator:af6e3a95f5f24e79c26c13532d4c3e70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb1810bcdaf3e19834027ff590653c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#abfb1810bcdaf3e19834027ff590653c1">CRCCU_DMA_IER</a></td></tr>
<tr class="memdesc:abfb1810bcdaf3e19834027ff590653c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x014) CRCCU DMA Interrupt Enable Register  <a href="#abfb1810bcdaf3e19834027ff590653c1">More...</a><br /></td></tr>
<tr class="separator:abfb1810bcdaf3e19834027ff590653c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbd14c973775873dfdb3be1538bb45b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a9bbd14c973775873dfdb3be1538bb45b">CRCCU_DMA_IDR</a></td></tr>
<tr class="memdesc:a9bbd14c973775873dfdb3be1538bb45b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x018) CRCCU DMA Interrupt Disable Register  <a href="#a9bbd14c973775873dfdb3be1538bb45b">More...</a><br /></td></tr>
<tr class="separator:a9bbd14c973775873dfdb3be1538bb45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8730bcfd828f33ab96552142522f090c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a8730bcfd828f33ab96552142522f090c">CRCCU_DMA_IMR</a></td></tr>
<tr class="memdesc:a8730bcfd828f33ab96552142522f090c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x001C) CRCCU DMA Interrupt Mask Register  <a href="#a8730bcfd828f33ab96552142522f090c">More...</a><br /></td></tr>
<tr class="separator:a8730bcfd828f33ab96552142522f090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645eac122e3e080c3ba27b115248e95a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a645eac122e3e080c3ba27b115248e95a">CRCCU_DMA_ISR</a></td></tr>
<tr class="memdesc:a645eac122e3e080c3ba27b115248e95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x020) CRCCU DMA Interrupt Status Register  <a href="#a645eac122e3e080c3ba27b115248e95a">More...</a><br /></td></tr>
<tr class="separator:a645eac122e3e080c3ba27b115248e95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740ce0397a2bf85a77ae194b084101ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a740ce0397a2bf85a77ae194b084101ab">Reserved2</a> [4]</td></tr>
<tr class="separator:a740ce0397a2bf85a77ae194b084101ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeca4c5e456cb6de5359202b64249b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#abeca4c5e456cb6de5359202b64249b87">CRCCU_CR</a></td></tr>
<tr class="memdesc:abeca4c5e456cb6de5359202b64249b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x034) CRCCU Control Register  <a href="#abeca4c5e456cb6de5359202b64249b87">More...</a><br /></td></tr>
<tr class="separator:abeca4c5e456cb6de5359202b64249b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4888d54f39c8003cbbc43016598faa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a4c4888d54f39c8003cbbc43016598faa">CRCCU_MR</a></td></tr>
<tr class="memdesc:a4c4888d54f39c8003cbbc43016598faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x038) CRCCU Mode Register  <a href="#a4c4888d54f39c8003cbbc43016598faa">More...</a><br /></td></tr>
<tr class="separator:a4c4888d54f39c8003cbbc43016598faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290aa471373ae8207f7307621cdafbb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a290aa471373ae8207f7307621cdafbb6">CRCCU_SR</a></td></tr>
<tr class="memdesc:a290aa471373ae8207f7307621cdafbb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x03C) CRCCU Status Register  <a href="#a290aa471373ae8207f7307621cdafbb6">More...</a><br /></td></tr>
<tr class="separator:a290aa471373ae8207f7307621cdafbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e6cb30363734c9b4c834dbc6fbee99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#aa7e6cb30363734c9b4c834dbc6fbee99">CRCCU_IER</a></td></tr>
<tr class="memdesc:aa7e6cb30363734c9b4c834dbc6fbee99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x040) CRCCU Interrupt Enable Register  <a href="#aa7e6cb30363734c9b4c834dbc6fbee99">More...</a><br /></td></tr>
<tr class="separator:aa7e6cb30363734c9b4c834dbc6fbee99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cefd048550811116cfa3144f30ec6f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a7cefd048550811116cfa3144f30ec6f0">CRCCU_IDR</a></td></tr>
<tr class="memdesc:a7cefd048550811116cfa3144f30ec6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x044) CRCCU Interrupt Disable Register  <a href="#a7cefd048550811116cfa3144f30ec6f0">More...</a><br /></td></tr>
<tr class="separator:a7cefd048550811116cfa3144f30ec6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391eeef7a97a561a44e9f242d3a7feb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#a391eeef7a97a561a44e9f242d3a7feb2">CRCCU_IMR</a></td></tr>
<tr class="memdesc:a391eeef7a97a561a44e9f242d3a7feb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x048) CRCCU Interrupt Mask Register  <a href="#a391eeef7a97a561a44e9f242d3a7feb2">More...</a><br /></td></tr>
<tr class="separator:a391eeef7a97a561a44e9f242d3a7feb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b67dec63576767097ebd5e2d4778ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_crccu.xhtml#af6b67dec63576767097ebd5e2d4778ce">CRCCU_ISR</a></td></tr>
<tr class="memdesc:af6b67dec63576767097ebd5e2d4778ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x004C) CRCCU Interrupt Status Register  <a href="#af6b67dec63576767097ebd5e2d4778ce">More...</a><br /></td></tr>
<tr class="separator:af6b67dec63576767097ebd5e2d4778ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="abeca4c5e456cb6de5359202b64249b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeca4c5e456cb6de5359202b64249b87">&sect;&nbsp;</a></span>CRCCU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x034) CRCCU Control Register </p>

</div>
</div>
<a id="a265d9168fe40e88a890dd5c1d6670439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a265d9168fe40e88a890dd5c1d6670439">&sect;&nbsp;</a></span>CRCCU_DMA_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_DMA_DIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x00C) CRCCU DMA Disable Register </p>

</div>
</div>
<a id="a3e84c6ce2eaf70b58687a4ff97dd5ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e84c6ce2eaf70b58687a4ff97dd5ce9">&sect;&nbsp;</a></span>CRCCU_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_DMA_EN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x008) CRCCU DMA Enable Register </p>

</div>
</div>
<a id="a9bbd14c973775873dfdb3be1538bb45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbd14c973775873dfdb3be1538bb45b">&sect;&nbsp;</a></span>CRCCU_DMA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_DMA_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x018) CRCCU DMA Interrupt Disable Register </p>

</div>
</div>
<a id="abfb1810bcdaf3e19834027ff590653c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb1810bcdaf3e19834027ff590653c1">&sect;&nbsp;</a></span>CRCCU_DMA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_DMA_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x014) CRCCU DMA Interrupt Enable Register </p>

</div>
</div>
<a id="a8730bcfd828f33ab96552142522f090c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8730bcfd828f33ab96552142522f090c">&sect;&nbsp;</a></span>CRCCU_DMA_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::CRCCU_DMA_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x001C) CRCCU DMA Interrupt Mask Register </p>

</div>
</div>
<a id="a645eac122e3e080c3ba27b115248e95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a645eac122e3e080c3ba27b115248e95a">&sect;&nbsp;</a></span>CRCCU_DMA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::CRCCU_DMA_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x020) CRCCU DMA Interrupt Status Register </p>

</div>
</div>
<a id="af6e3a95f5f24e79c26c13532d4c3e70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e3a95f5f24e79c26c13532d4c3e70f">&sect;&nbsp;</a></span>CRCCU_DMA_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::CRCCU_DMA_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x010) CRCCU DMA Status Register </p>

</div>
</div>
<a id="a8f739f8b4dffd90fe456180b6fa2da2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f739f8b4dffd90fe456180b6fa2da2c">&sect;&nbsp;</a></span>CRCCU_DSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Crccu::CRCCU_DSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x000) CRCCU Descriptor Base Register </p>

</div>
</div>
<a id="a7cefd048550811116cfa3144f30ec6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cefd048550811116cfa3144f30ec6f0">&sect;&nbsp;</a></span>CRCCU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x044) CRCCU Interrupt Disable Register </p>

</div>
</div>
<a id="aa7e6cb30363734c9b4c834dbc6fbee99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e6cb30363734c9b4c834dbc6fbee99">&sect;&nbsp;</a></span>CRCCU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Crccu::CRCCU_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x040) CRCCU Interrupt Enable Register </p>

</div>
</div>
<a id="a391eeef7a97a561a44e9f242d3a7feb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391eeef7a97a561a44e9f242d3a7feb2">&sect;&nbsp;</a></span>CRCCU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::CRCCU_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x048) CRCCU Interrupt Mask Register </p>

</div>
</div>
<a id="af6b67dec63576767097ebd5e2d4778ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b67dec63576767097ebd5e2d4778ce">&sect;&nbsp;</a></span>CRCCU_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::CRCCU_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x004C) CRCCU Interrupt Status Register </p>

</div>
</div>
<a id="a4c4888d54f39c8003cbbc43016598faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4888d54f39c8003cbbc43016598faa">&sect;&nbsp;</a></span>CRCCU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Crccu::CRCCU_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x038) CRCCU Mode Register </p>

</div>
</div>
<a id="a290aa471373ae8207f7307621cdafbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a290aa471373ae8207f7307621cdafbb6">&sect;&nbsp;</a></span>CRCCU_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::CRCCU_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_crccu.xhtml" title="Crccu hardware registers. ">Crccu</a> Offset: 0x03C) CRCCU Status Register </p>

</div>
</div>
<a id="ae1c9491f3ea2e625370397b3fef28529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c9491f3ea2e625370397b3fef28529">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a740ce0397a2bf85a77ae194b084101ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740ce0397a2bf85a77ae194b084101ab">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Crccu::Reserved2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="component_2crccu_8h_source.xhtml">crccu.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
