--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf constraintfile.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4207102 paths analyzed, 1172 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.857ns.
--------------------------------------------------------------------------------

Paths for end point obs/lev_cnt_1 (SLICE_X20Y26.B4), 39254 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_17 (FF)
  Destination:          obs/lev_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.804ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.242 - 0.260)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_17 to obs/lev_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.391   obs/x_8<19>
                                                       obs/x_8_17
    SLICE_X18Y32.B1      net (fanout=14)       0.964   obs/x_8<17>
    SLICE_X18Y32.B       Tilo                  0.203   o_x7r<5>
                                                       obs/Mmux_n07141211
    SLICE_X18Y32.C6      net (fanout=9)        0.266   obs/Mmux_n0714121
    SLICE_X18Y32.C       Tilo                  0.204   o_x7r<5>
                                                       obs/x[7][11]_GND_11_o_LessThan_371_o33_1
    SLICE_X21Y30.C1      net (fanout=8)        0.854   obs/x[7][11]_GND_11_o_LessThan_371_o33
    SLICE_X21Y30.C       Tilo                  0.259   o_x7r<4>
                                                       obs/Mmux_n071461
    SLICE_X24Y30.B4      net (fanout=2)        0.513   o_x7r<3>
    SLICE_X24Y30.COUT    Topcyb                0.375   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_lut<1>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.BMUX    Tcinb                 0.222   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B3      net (fanout=3)        1.715   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B       Tilo                  0.205   N661
                                                       any_obj8_SW1_G
    SLICE_X18Y22.D1      net (fanout=2)        1.173   N661
    SLICE_X18Y22.CMUX    Topdc                 0.368   rst_d1
                                                       rst_d1_1_F
                                                       rst_d1_1
    SLICE_X20Y25.C4      net (fanout=9)        1.104   rst_d1
    SLICE_X20Y25.C       Tilo                  0.205   o_x0l<3>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT482_SW0
    SLICE_X20Y26.B4      net (fanout=1)        0.439   N497
    SLICE_X20Y26.CLK     Tas                   0.341   obs/lev_cnt<2>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT482
                                                       obs/lev_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.804ns (2.773ns logic, 7.031ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_15 (FF)
  Destination:          obs/lev_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.419 - 0.444)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_15 to obs/lev_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.CQ      Tcko                  0.391   obs/x_8<15>
                                                       obs/x_8_15
    SLICE_X20Y30.C5      net (fanout=20)       0.886   obs/x_8<15>
    SLICE_X20Y30.C       Tilo                  0.205   N225
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1_SW0
    SLICE_X21Y30.A4      net (fanout=1)        0.273   N98
    SLICE_X21Y30.A       Tilo                  0.259   o_x7r<4>
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1
    SLICE_X21Y29.A4      net (fanout=13)       0.466   obs/x[7][11]_GND_11_o_LessThan_142_o
    SLICE_X21Y29.A       Tilo                  0.259   o_x7l<3>
                                                       obs/Mmux_n071361
    SLICE_X24Y30.B2      net (fanout=2)        0.884   o_x7l<3>
    SLICE_X24Y30.COUT    Topcyb                0.375   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_lut<1>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.BMUX    Tcinb                 0.222   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B3      net (fanout=3)        1.715   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B       Tilo                  0.205   N661
                                                       any_obj8_SW1_G
    SLICE_X18Y22.D1      net (fanout=2)        1.173   N661
    SLICE_X18Y22.CMUX    Topdc                 0.368   rst_d1
                                                       rst_d1_1_F
                                                       rst_d1_1
    SLICE_X20Y25.C4      net (fanout=9)        1.104   rst_d1
    SLICE_X20Y25.C       Tilo                  0.205   o_x0l<3>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT482_SW0
    SLICE_X20Y26.B4      net (fanout=1)        0.439   N497
    SLICE_X20Y26.CLK     Tas                   0.341   obs/lev_cnt<2>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT482
                                                       obs/lev_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (2.830ns logic, 6.943ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_12 (FF)
  Destination:          obs/lev_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.765ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.419 - 0.445)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_12 to obs/lev_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.391   obs/x_8<12>
                                                       obs/x_8_12
    SLICE_X20Y30.C2      net (fanout=8)        0.878   obs/x_8<12>
    SLICE_X20Y30.C       Tilo                  0.205   N225
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1_SW0
    SLICE_X21Y30.A4      net (fanout=1)        0.273   N98
    SLICE_X21Y30.A       Tilo                  0.259   o_x7r<4>
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1
    SLICE_X21Y29.A4      net (fanout=13)       0.466   obs/x[7][11]_GND_11_o_LessThan_142_o
    SLICE_X21Y29.A       Tilo                  0.259   o_x7l<3>
                                                       obs/Mmux_n071361
    SLICE_X24Y30.B2      net (fanout=2)        0.884   o_x7l<3>
    SLICE_X24Y30.COUT    Topcyb                0.375   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_lut<1>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.BMUX    Tcinb                 0.222   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B3      net (fanout=3)        1.715   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B       Tilo                  0.205   N661
                                                       any_obj8_SW1_G
    SLICE_X18Y22.D1      net (fanout=2)        1.173   N661
    SLICE_X18Y22.CMUX    Topdc                 0.368   rst_d1
                                                       rst_d1_1_F
                                                       rst_d1_1
    SLICE_X20Y25.C4      net (fanout=9)        1.104   rst_d1
    SLICE_X20Y25.C       Tilo                  0.205   o_x0l<3>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT482_SW0
    SLICE_X20Y26.B4      net (fanout=1)        0.439   N497
    SLICE_X20Y26.CLK     Tas                   0.341   obs/lev_cnt<2>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT482
                                                       obs/lev_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.765ns (2.830ns logic, 6.935ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point obs/lev_cnt_2 (SLICE_X20Y26.C4), 39255 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_17 (FF)
  Destination:          obs/lev_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.242 - 0.260)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_17 to obs/lev_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.391   obs/x_8<19>
                                                       obs/x_8_17
    SLICE_X18Y32.B1      net (fanout=14)       0.964   obs/x_8<17>
    SLICE_X18Y32.B       Tilo                  0.203   o_x7r<5>
                                                       obs/Mmux_n07141211
    SLICE_X18Y32.C6      net (fanout=9)        0.266   obs/Mmux_n0714121
    SLICE_X18Y32.C       Tilo                  0.204   o_x7r<5>
                                                       obs/x[7][11]_GND_11_o_LessThan_371_o33_1
    SLICE_X21Y30.C1      net (fanout=8)        0.854   obs/x[7][11]_GND_11_o_LessThan_371_o33
    SLICE_X21Y30.C       Tilo                  0.259   o_x7r<4>
                                                       obs/Mmux_n071461
    SLICE_X24Y30.B4      net (fanout=2)        0.513   o_x7r<3>
    SLICE_X24Y30.COUT    Topcyb                0.375   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_lut<1>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.BMUX    Tcinb                 0.222   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B3      net (fanout=3)        1.715   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B       Tilo                  0.205   N661
                                                       any_obj8_SW1_G
    SLICE_X18Y22.D1      net (fanout=2)        1.173   N661
    SLICE_X18Y22.CMUX    Topdc                 0.368   rst_d1
                                                       rst_d1_1_F
                                                       rst_d1_1
    SLICE_X18Y25.B4      net (fanout=9)        0.841   rst_d1
    SLICE_X18Y25.B       Tilo                  0.203   obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT1005
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922_SW0
    SLICE_X20Y26.C4      net (fanout=1)        0.556   N493
    SLICE_X20Y26.CLK     Tas                   0.341   obs/lev_cnt<2>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922
                                                       obs/lev_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (2.771ns logic, 6.885ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_15 (FF)
  Destination:          obs/lev_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.419 - 0.444)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_15 to obs/lev_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.CQ      Tcko                  0.391   obs/x_8<15>
                                                       obs/x_8_15
    SLICE_X20Y30.C5      net (fanout=20)       0.886   obs/x_8<15>
    SLICE_X20Y30.C       Tilo                  0.205   N225
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1_SW0
    SLICE_X21Y30.A4      net (fanout=1)        0.273   N98
    SLICE_X21Y30.A       Tilo                  0.259   o_x7r<4>
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1
    SLICE_X21Y29.A4      net (fanout=13)       0.466   obs/x[7][11]_GND_11_o_LessThan_142_o
    SLICE_X21Y29.A       Tilo                  0.259   o_x7l<3>
                                                       obs/Mmux_n071361
    SLICE_X24Y30.B2      net (fanout=2)        0.884   o_x7l<3>
    SLICE_X24Y30.COUT    Topcyb                0.375   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_lut<1>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.BMUX    Tcinb                 0.222   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B3      net (fanout=3)        1.715   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B       Tilo                  0.205   N661
                                                       any_obj8_SW1_G
    SLICE_X18Y22.D1      net (fanout=2)        1.173   N661
    SLICE_X18Y22.CMUX    Topdc                 0.368   rst_d1
                                                       rst_d1_1_F
                                                       rst_d1_1
    SLICE_X18Y25.B4      net (fanout=9)        0.841   rst_d1
    SLICE_X18Y25.B       Tilo                  0.203   obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT1005
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922_SW0
    SLICE_X20Y26.C4      net (fanout=1)        0.556   N493
    SLICE_X20Y26.CLK     Tas                   0.341   obs/lev_cnt<2>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922
                                                       obs/lev_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (2.828ns logic, 6.797ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_12 (FF)
  Destination:          obs/lev_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.419 - 0.445)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_12 to obs/lev_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.391   obs/x_8<12>
                                                       obs/x_8_12
    SLICE_X20Y30.C2      net (fanout=8)        0.878   obs/x_8<12>
    SLICE_X20Y30.C       Tilo                  0.205   N225
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1_SW0
    SLICE_X21Y30.A4      net (fanout=1)        0.273   N98
    SLICE_X21Y30.A       Tilo                  0.259   o_x7r<4>
                                                       obs/x[7][11]_GND_11_o_LessThan_142_o1
    SLICE_X21Y29.A4      net (fanout=13)       0.466   obs/x[7][11]_GND_11_o_LessThan_142_o
    SLICE_X21Y29.A       Tilo                  0.259   o_x7l<3>
                                                       obs/Mmux_n071361
    SLICE_X24Y30.B2      net (fanout=2)        0.884   o_x7l<3>
    SLICE_X24Y30.COUT    Topcyb                0.375   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_lut<1>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<3>
    SLICE_X24Y31.BMUX    Tcinb                 0.222   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
                                                       Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B3      net (fanout=3)        1.715   Mcompar_o_x7l[11]_o_x7r[11]_LessThan_53_o_cy<5>
    SLICE_X16Y25.B       Tilo                  0.205   N661
                                                       any_obj8_SW1_G
    SLICE_X18Y22.D1      net (fanout=2)        1.173   N661
    SLICE_X18Y22.CMUX    Topdc                 0.368   rst_d1
                                                       rst_d1_1_F
                                                       rst_d1_1
    SLICE_X18Y25.B4      net (fanout=9)        0.841   rst_d1
    SLICE_X18Y25.B       Tilo                  0.203   obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT1005
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922_SW0
    SLICE_X20Y26.C4      net (fanout=1)        0.556   N493
    SLICE_X20Y26.CLK     Tas                   0.341   obs/lev_cnt<2>
                                                       obs/Mmux_lev_cnt[31]_lev_cnt[31]_mux_430_OUT922
                                                       obs/lev_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (2.828ns logic, 6.789ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point display/h_count_5_1 (SLICE_X19Y16.CX), 17720 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_66 (FF)
  Destination:          display/h_count_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.586ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.336 - 0.376)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_66 to display/h_count_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.391   obs/x_8<66>
                                                       obs/x_8_66
    SLICE_X11Y16.B1      net (fanout=12)       0.625   obs/x_8<66>
    SLICE_X11Y16.B       Tilo                  0.259   o_x3r<5>
                                                       obs/Mmux_n06981211
    SLICE_X11Y16.C6      net (fanout=10)       0.317   obs/Mmux_n0698121
    SLICE_X11Y16.C       Tilo                  0.259   o_x3r<5>
                                                       obs/x[3][11]_GND_11_o_LessThan_255_o35_1
    SLICE_X15Y17.A4      net (fanout=8)        0.730   obs/x[3][11]_GND_11_o_LessThan_255_o35
    SLICE_X15Y17.A       Tilo                  0.259   o_x3l<6>
                                                       obs/Mmux_n069861
    SLICE_X12Y15.B1      net (fanout=2)        0.832   o_x3r<3>
    SLICE_X12Y15.COUT    Topcyb                0.375   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_lut<1>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
    SLICE_X12Y16.BMUX    Tcinb                 0.222   obs/x_8<68>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<5>
    SLICE_X14Y22.B1      net (fanout=1)        1.097   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<5>
    SLICE_X14Y22.B       Tilo                  0.203   any_obj5
                                                       any_obj9
    SLICE_X17Y22.A1      net (fanout=12)       0.931   any_obj8
    SLICE_X17Y22.A       Tilo                  0.259   obs/alt<0>
                                                       any_obj10
    SLICE_X19Y17.A5      net (fanout=64)       1.276   VGA_G_0_OBUF
    SLICE_X19Y17.A       Tilo                  0.259   display/h_count_6_2
                                                       display/h_count_5_rstpot
    SLICE_X19Y16.CX      net (fanout=3)        1.226   display/h_count_5_rstpot
    SLICE_X19Y16.CLK     Tdick                 0.063   display/h_count<7>
                                                       display/h_count_5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.586ns (2.549ns logic, 7.037ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_66 (FF)
  Destination:          display/h_count_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.552ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.336 - 0.376)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_66 to display/h_count_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.391   obs/x_8<66>
                                                       obs/x_8_66
    SLICE_X11Y16.B1      net (fanout=12)       0.625   obs/x_8<66>
    SLICE_X11Y16.B       Tilo                  0.259   o_x3r<5>
                                                       obs/Mmux_n06981211
    SLICE_X11Y16.C6      net (fanout=10)       0.317   obs/Mmux_n0698121
    SLICE_X11Y16.C       Tilo                  0.259   o_x3r<5>
                                                       obs/x[3][11]_GND_11_o_LessThan_255_o35_1
    SLICE_X15Y17.A4      net (fanout=8)        0.730   obs/x[3][11]_GND_11_o_LessThan_255_o35
    SLICE_X15Y17.A       Tilo                  0.259   o_x3l<6>
                                                       obs/Mmux_n069861
    SLICE_X12Y15.B1      net (fanout=2)        0.832   o_x3r<3>
    SLICE_X12Y15.COUT    Topcyb                0.341   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_lutdi1
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
    SLICE_X12Y16.BMUX    Tcinb                 0.222   obs/x_8<68>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<5>
    SLICE_X14Y22.B1      net (fanout=1)        1.097   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<5>
    SLICE_X14Y22.B       Tilo                  0.203   any_obj5
                                                       any_obj9
    SLICE_X17Y22.A1      net (fanout=12)       0.931   any_obj8
    SLICE_X17Y22.A       Tilo                  0.259   obs/alt<0>
                                                       any_obj10
    SLICE_X19Y17.A5      net (fanout=64)       1.276   VGA_G_0_OBUF
    SLICE_X19Y17.A       Tilo                  0.259   display/h_count_6_2
                                                       display/h_count_5_rstpot
    SLICE_X19Y16.CX      net (fanout=3)        1.226   display/h_count_5_rstpot
    SLICE_X19Y16.CLK     Tdick                 0.063   display/h_count<7>
                                                       display/h_count_5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.552ns (2.515ns logic, 7.037ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               obs/x_8_62 (FF)
  Destination:          display/h_count_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.560ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.336 - 0.364)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: obs/x_8_62 to display/h_count_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.BQ      Tcko                  0.408   obs/x_8<62>
                                                       obs/x_8_62
    SLICE_X11Y16.B6      net (fanout=21)       0.582   obs/x_8<62>
    SLICE_X11Y16.B       Tilo                  0.259   o_x3r<5>
                                                       obs/Mmux_n06981211
    SLICE_X11Y16.C6      net (fanout=10)       0.317   obs/Mmux_n0698121
    SLICE_X11Y16.C       Tilo                  0.259   o_x3r<5>
                                                       obs/x[3][11]_GND_11_o_LessThan_255_o35_1
    SLICE_X15Y17.A4      net (fanout=8)        0.730   obs/x[3][11]_GND_11_o_LessThan_255_o35
    SLICE_X15Y17.A       Tilo                  0.259   o_x3l<6>
                                                       obs/Mmux_n069861
    SLICE_X12Y15.B1      net (fanout=2)        0.832   o_x3r<3>
    SLICE_X12Y15.COUT    Topcyb                0.375   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_lut<1>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<3>
    SLICE_X12Y16.BMUX    Tcinb                 0.222   obs/x_8<68>
                                                       Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<5>
    SLICE_X14Y22.B1      net (fanout=1)        1.097   Mcompar_GND_1_o_o_x3r[11]_LessThan_28_o_cy<5>
    SLICE_X14Y22.B       Tilo                  0.203   any_obj5
                                                       any_obj9
    SLICE_X17Y22.A1      net (fanout=12)       0.931   any_obj8
    SLICE_X17Y22.A       Tilo                  0.259   obs/alt<0>
                                                       any_obj10
    SLICE_X19Y17.A5      net (fanout=64)       1.276   VGA_G_0_OBUF
    SLICE_X19Y17.A       Tilo                  0.259   display/h_count_6_2
                                                       display/h_count_5_rstpot
    SLICE_X19Y16.CX      net (fanout=3)        1.226   display/h_count_5_rstpot
    SLICE_X19Y16.CLK     Tdick                 0.063   display/h_count<7>
                                                       display/h_count_5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.560ns (2.566ns logic, 6.994ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point obs/x_8_61 (SLICE_X12Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               obs/x_8_61 (FF)
  Destination:          obs/x_8_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: obs/x_8_61 to obs/x_8_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.200   obs/x_8<62>
                                                       obs/x_8_61
    SLICE_X12Y18.A6      net (fanout=7)        0.034   obs/x_8<61>
    SLICE_X12Y18.CLK     Tah         (-Th)    -0.190   obs/x_8<62>
                                                       obs/x_8_61_rstpot
                                                       obs/x_8_61
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point obs/s_8_11 (SLICE_X12Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               obs/s_8_11 (FF)
  Destination:          obs/s_8_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: obs/s_8_11 to obs/s_8_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.DQ      Tcko                  0.200   obs/s_8<11>
                                                       obs/s_8_11
    SLICE_X12Y20.D6      net (fanout=28)       0.036   obs/s_8<11>
    SLICE_X12Y20.CLK     Tah         (-Th)    -0.190   obs/s_8<11>
                                                       obs/Mmux_s[0][1]_s[0][1]_mux_429_OUT61
                                                       obs/s_8_11
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point lUls/counterlvl_0 (SLICE_X19Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lUls/counterlvl_0 (FF)
  Destination:          lUls/counterlvl_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lUls/counterlvl_0 to lUls/counterlvl_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.198   lUls/counterlvl<3>
                                                       lUls/counterlvl_0
    SLICE_X19Y23.A6      net (fanout=3)        0.025   lUls/counterlvl<0>
    SLICE_X19Y23.CLK     Tah         (-Th)    -0.215   lUls/counterlvl<3>
                                                       lUls/counterlvl_0_dpot
                                                       lUls/counterlvl_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: rst_debouncer/counter<3>/CLK
  Logical resource: rst_debouncer/counter_0/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: rst_debouncer/counter<3>/CLK
  Logical resource: rst_debouncer/counter_1/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.857|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4207102 paths, 0 nets, and 6036 connections

Design statistics:
   Minimum period:   9.857ns{1}   (Maximum frequency: 101.451MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 14:12:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



