$date
	Tue Oct 25 23:36:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparator_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 ! eq $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ p0 $end
$var wire 1 % p1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#40000
0!
0%
1#
#80000
0#
1"
#120000
1!
1$
1#
#160000
