ISim log file
Running: C:\Users\Zachary\Documents\GitHub\Chip-Design\proj_asic\rtl\filter\filter_tf_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/filter/filter_tf_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/filter/filter_stm.v" Line 65.  For instance filter_stm_0/filter_accumulator_left/, width 41 of formal port Q is not equal to width 40 of actual signal accumulator_out_left.
WARNING: File "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/filter/filter_stm.v" Line 67.  For instance filter_stm_0/filter_accumulator_right/, width 41 of formal port Q is not equal to width 40 of actual signal accumulator_out_right.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
