Analysis & Synthesis report for Lab5
Thu Nov 22 16:39:12 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize
 11. State Machine - |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_l4g1:auto_generated
 19. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_m4g1:auto_generated
 20. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8b81:auto_generated
 22. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram|altsyncram_kic1:auto_generated
 27. Source assignments for Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 28. Source assignments for Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 29. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_45g1:auto_generated
 30. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_55g1:auto_generated
 31. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nb81:auto_generated
 33. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 37. Source assignments for Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated
 38. Source assignments for Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated
 39. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 40. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 41. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002
 42. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003
 43. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 44. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 45. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_002
 46. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_003
 47. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004
 48. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_005
 49. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_006
 50. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_007
 51. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_008
 52. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_009
 53. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_010
 54. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_011
 55. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_012
 56. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_013
 57. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_014
 58. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_015
 59. Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_016
 60. Source assignments for altera_reset_controller:rst_controller_001
 61. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a
 64. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram
 65. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b
 66. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 68. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram
 69. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 71. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 72. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 73. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 74. Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy
 75. Parameter Settings for User Entity Instance: Lab5_ET_Core_Memory:et_core_memory
 76. Parameter Settings for User Entity Instance: Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo
 78. Parameter Settings for User Entity Instance: Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo
 79. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a
 80. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b
 82. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 84. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram
 85. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 87. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 88. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 89. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 90. Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_TT_Core_jtag_debug_module_phy
 91. Parameter Settings for User Entity Instance: Lab5_TT_core_memory:tt_core_memory
 92. Parameter Settings for User Entity Instance: Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: Lab5_msg_buf_ram:msg_buf_ram
 94. Parameter Settings for User Entity Instance: Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator
 96. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator
 97. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_data_master_translator
 98. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_instruction_master_translator
 99. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator
100. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator
101. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator
102. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator
103. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
104. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator
105. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator
106. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
107. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator
108. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator
109. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator
110. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator
111. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator
112. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator
113. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator
114. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator
115. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator
116. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent
117. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent
118. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent
119. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent
120. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent
121. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent
124. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent
127. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent
130. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent
133. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent
136. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent
139. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
142. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent
145. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent
148. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent
151. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent
154. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent
157. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent
160. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent
163. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent
166. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent
169. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router_001|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_003|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_005|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_006|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_007|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_008|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_009|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_010|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_011|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_014|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_015|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_016|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
197. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
198. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
199. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
200. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb
201. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
202. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb
203. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
204. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
205. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
206. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
207. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
208. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
209. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
210. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
213. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
214. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
215. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
216. altsyncram Parameter Settings by Entity Instance
217. scfifo Parameter Settings by Entity Instance
218. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
219. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
220. Port Connectivity Checks: "altera_reset_controller:rst_controller"
221. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
222. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
223. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
224. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
225. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode"
226. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode"
227. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode"
228. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
229. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode"
230. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
231. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
232. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
233. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode"
234. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
235. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent"
236. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
237. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent"
238. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
239. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent"
240. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
241. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent"
242. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
243. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent"
244. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
245. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent"
246. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
247. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent"
248. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
249. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent"
250. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
251. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent"
252. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
253. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
254. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
255. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent"
256. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
257. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent"
258. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
259. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent"
260. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
261. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent"
262. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
263. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent"
264. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
265. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent"
266. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
267. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent"
268. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent"
269. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent"
270. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent"
271. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent"
272. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator"
273. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator"
274. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator"
275. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator"
276. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator"
277. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator"
278. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator"
279. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator"
280. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator"
281. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
282. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator"
283. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator"
284. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
285. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator"
286. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator"
287. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator"
288. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator"
289. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_instruction_master_translator"
290. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_data_master_translator"
291. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator"
292. Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator"
293. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_TT_Core_jtag_debug_module_phy"
294. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
295. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
296. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_pib:the_Lab5_TT_Core_nios2_oci_pib"
297. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo|Lab5_TT_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_TT_Core_nios2_oci_fifo_wrptr_inc"
298. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace|Lab5_TT_Core_nios2_oci_td_mode:Lab5_TT_Core_nios2_oci_trc_ctrl_td_mode"
299. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_itrace:the_Lab5_TT_Core_nios2_oci_itrace"
300. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk"
301. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_xbrk:the_Lab5_TT_Core_nios2_oci_xbrk"
302. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug"
303. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci"
304. Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_test_bench:the_Lab5_TT_Core_test_bench"
305. Port Connectivity Checks: "Lab5_TT_Core:tt_core"
306. Port Connectivity Checks: "Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic"
307. Port Connectivity Checks: "Lab5_jtag_uart_0:jtag_uart_0"
308. Port Connectivity Checks: "Lab5_et_spi_0:et_spi_0"
309. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy"
310. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
311. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
312. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_pib:the_Lab5_ET_Core_nios2_oci_pib"
313. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo|Lab5_ET_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_ET_Core_nios2_oci_fifo_wrptr_inc"
314. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace|Lab5_ET_Core_nios2_oci_td_mode:Lab5_ET_Core_nios2_oci_trc_ctrl_td_mode"
315. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_itrace:the_Lab5_ET_Core_nios2_oci_itrace"
316. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk"
317. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_xbrk:the_Lab5_ET_Core_nios2_oci_xbrk"
318. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug"
319. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci"
320. Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_test_bench:the_Lab5_ET_Core_test_bench"
321. Port Connectivity Checks: "Lab5_ET_Core:et_core"
322. Elapsed Time Per Partition
323. Analysis & Synthesis Messages
324. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 22 16:39:12 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Lab5                                       ;
; Top-level Entity Name              ; Lab5                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 3,854                                      ;
;     Total combinational functions  ; 3,386                                      ;
;     Dedicated logic registers      ; 2,010                                      ;
; Total registers                    ; 2010                                       ;
; Total pins                         ; 18                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 291,552                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Lab5               ; Lab5               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                     ; Library ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab5/synthesis/Lab5.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v                                                  ; Lab5    ;
; Lab5/synthesis/submodules/altera_reset_controller.v                    ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_controller.v                    ; Lab5    ;
; Lab5/synthesis/submodules/altera_reset_synchronizer.v                  ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_synchronizer.v                  ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_irq_mapper_001.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_irq_mapper_001.sv                       ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_irq_mapper.sv                           ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v                     ; Lab5    ;
; Lab5/synthesis/submodules/altera_merlin_arbitrator.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv                  ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_002.sv   ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_001.sv   ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux.sv       ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_demux_004.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_demux_004.sv ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux_004.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux_004.sv   ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux.sv       ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_002.sv ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_001.sv ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux.sv     ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv      ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv      ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv      ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv      ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv          ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv    ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv    ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv    ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv        ; Lab5    ;
; Lab5/synthesis/submodules/altera_avalon_sc_fifo.v                      ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_avalon_sc_fifo.v                      ; Lab5    ;
; Lab5/synthesis/submodules/altera_merlin_slave_agent.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_slave_agent.sv                 ; Lab5    ;
; Lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; Lab5    ;
; Lab5/synthesis/submodules/altera_merlin_master_agent.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_master_agent.sv                ; Lab5    ;
; Lab5/synthesis/submodules/altera_merlin_slave_translator.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_slave_translator.sv            ; Lab5    ;
; Lab5/synthesis/submodules/altera_merlin_master_translator.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_master_translator.sv           ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_tt_timer_1.v                            ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_tt_timer_1.v                            ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_pio_0.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_pio_0.v                                 ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_msg_buf_ram.v                           ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_ram.v                           ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_msg_buf_mutex.v                         ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_mutex.v                         ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_tt_leds.v                               ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_tt_leds.v                               ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_core_memory.v                        ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_core_memory.v                        ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_Core.v                               ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v                               ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_sysclk.v      ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_sysclk.v      ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_tck.v         ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_tck.v         ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v     ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v     ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_Core_oci_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_oci_test_bench.v                ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_TT_Core_test_bench.v                    ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_test_bench.v                    ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_et_pb_1.v                               ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_pb_1.v                               ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_jtag_uart_0.v                           ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v                           ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_et_spican_int.v                         ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spican_int.v                         ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_et_spi_0.v                              ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spi_0.v                              ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_et_leds1.v                              ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_leds1.v                              ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v                        ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v                        ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core.v                               ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v                               ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_sysclk.v      ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_sysclk.v      ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_tck.v         ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_tck.v         ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v     ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v     ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core_oci_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_oci_test_bench.v                ; Lab5    ;
; Lab5/synthesis/submodules/Lab5_ET_Core_test_bench.v                    ; yes             ; User Verilog HDL File        ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_test_bench.v                    ; Lab5    ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;         ;
; aglobal131.inc                                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                    ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;         ;
; altram.inc                                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                        ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;         ;
; db/altsyncram_l4g1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_l4g1.tdf                                                 ;         ;
; db/altsyncram_m4g1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_m4g1.tdf                                                 ;         ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                         ;         ;
; db/altsyncram_8b81.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_8b81.tdf                                                 ;         ;
; sld_virtual_jtag_basic.v                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                          ;         ;
; db/altsyncram_kic1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_kic1.tdf                                                 ;         ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                                        ;         ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                     ;         ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                      ;         ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                      ;         ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                      ;         ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                      ;         ;
; db/scfifo_aq21.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/scfifo_aq21.tdf                                                     ;         ;
; db/a_dpfifo_h031.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_dpfifo_h031.tdf                                                   ;         ;
; db/a_fefifo_7cf.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_fefifo_7cf.tdf                                                    ;         ;
; db/cntr_4n7.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/cntr_4n7.tdf                                                        ;         ;
; db/dpram_ek21.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/dpram_ek21.tdf                                                      ;         ;
; db/altsyncram_i0m1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_i0m1.tdf                                                 ;         ;
; db/cntr_omb.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/cntr_omb.tdf                                                        ;         ;
; alt_jtag_atlantic.v                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                               ;         ;
; db/altsyncram_45g1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_45g1.tdf                                                 ;         ;
; db/altsyncram_55g1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_55g1.tdf                                                 ;         ;
; db/altsyncram_nb81.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_nb81.tdf                                                 ;         ;
; db/altsyncram_3jc1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_3jc1.tdf                                                 ;         ;
; db/altsyncram_63c1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_63c1.tdf                                                 ;         ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ;         ;
; sld_jtag_hub.vhd                                                       ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;         ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;         ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,854         ;
;                                             ;               ;
; Total combinational functions               ; 3386          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1780          ;
;     -- 3 input functions                    ; 1034          ;
;     -- <=2 input functions                  ; 572           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3116          ;
;     -- arithmetic mode                      ; 270           ;
;                                             ;               ;
; Total registers                             ; 2010          ;
;     -- Dedicated logic registers            ; 2010          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 18            ;
; Total memory bits                           ; 291552        ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2072          ;
; Total fan-out                               ; 22607         ;
; Average fan-out                             ; 3.94          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                 ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab5                                                                                                          ; 3386 (1)          ; 2010 (0)     ; 291552      ; 0            ; 0       ; 0         ; 18   ; 0            ; |Lab5                                                                                                                                                                                                                                                                                               ; Lab5         ;
;    |Lab5_ET_Core:et_core|                                                                                      ; 962 (673)         ; 580 (309)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core                                                                                                                                                                                                                                                                          ; Lab5         ;
;       |Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|                                                      ; 289 (36)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci                                                                                                                                                                                                                        ; Lab5         ;
;          |Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|                   ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper                                                                                                                                      ; Lab5         ;
;             |Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|                  ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk                                                      ; Lab5         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|                        ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck                                                            ; Lab5         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy                                                                            ; work         ;
;          |Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|                                     ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg                                                                                                                                                        ; Lab5         ;
;          |Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break|                                       ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break                                                                                                                                                          ; Lab5         ;
;          |Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|                                       ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug                                                                                                                                                          ; Lab5         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; work         ;
;          |Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|                                             ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem                                                                                                                                                                ; Lab5         ;
;             |Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram                                                                                                   ; Lab5         ;
;                |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_8b81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8b81:auto_generated                                          ; work         ;
;       |Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a                                                                                                                                                                                                         ; Lab5         ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;             |altsyncram_l4g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_l4g1:auto_generated                                                                                                                                                ; work         ;
;       |Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b                                                                                                                                                                                                         ; Lab5         ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;             |altsyncram_m4g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_m4g1:auto_generated                                                                                                                                                ; work         ;
;    |Lab5_ET_Core_Memory:et_core_memory|                                                                        ; 1 (1)             ; 0 (0)        ; 130784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core_Memory:et_core_memory                                                                                                                                                                                                                                                            ; Lab5         ;
;       |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 130784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_kic1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 130784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram|altsyncram_kic1:auto_generated                                                                                                                                                                                                   ; work         ;
;    |Lab5_TT_Core:tt_core|                                                                                      ; 958 (673)         ; 572 (303)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core                                                                                                                                                                                                                                                                          ; Lab5         ;
;       |Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|                                                      ; 285 (33)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci                                                                                                                                                                                                                        ; Lab5         ;
;          |Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|                   ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper                                                                                                                                      ; Lab5         ;
;             |Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|                  ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk                                                      ; Lab5         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|                        ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck                                                            ; Lab5         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:Lab5_TT_Core_jtag_debug_module_phy|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_TT_Core_jtag_debug_module_phy                                                                            ; work         ;
;          |Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|                                     ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg                                                                                                                                                        ; Lab5         ;
;          |Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|                                       ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break                                                                                                                                                          ; Lab5         ;
;          |Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|                                       ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug                                                                                                                                                          ; Lab5         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; work         ;
;          |Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|                                             ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem                                                                                                                                                                ; Lab5         ;
;             |Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram                                                                                                   ; Lab5         ;
;                |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_nb81:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nb81:auto_generated                                          ; work         ;
;       |Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a                                                                                                                                                                                                         ; Lab5         ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;             |altsyncram_45g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_45g1:auto_generated                                                                                                                                                ; work         ;
;       |Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b                                                                                                                                                                                                         ; Lab5         ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;             |altsyncram_55g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_55g1:auto_generated                                                                                                                                                ; work         ;
;    |Lab5_TT_core_memory:tt_core_memory|                                                                        ; 1 (1)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_core_memory:tt_core_memory                                                                                                                                                                                                                                                            ; Lab5         ;
;       |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_3jc1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated                                                                                                                                                                                                   ; work         ;
;    |Lab5_et_leds1:et_leds1|                                                                                    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_leds1:et_leds1                                                                                                                                                                                                                                                                        ; Lab5         ;
;    |Lab5_et_leds1:et_leds2|                                                                                    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_leds1:et_leds2                                                                                                                                                                                                                                                                        ; Lab5         ;
;    |Lab5_et_pb_1:et_pb_1|                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_pb_1:et_pb_1                                                                                                                                                                                                                                                                          ; Lab5         ;
;    |Lab5_et_pb_1:et_pb_2|                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_pb_1:et_pb_2                                                                                                                                                                                                                                                                          ; Lab5         ;
;    |Lab5_et_pb_1:tt_pb_1|                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_pb_1:tt_pb_1                                                                                                                                                                                                                                                                          ; Lab5         ;
;    |Lab5_et_spi_0:et_spi_0|                                                                                    ; 121 (121)         ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_spi_0:et_spi_0                                                                                                                                                                                                                                                                        ; Lab5         ;
;    |Lab5_et_spican_int:et_spican_int|                                                                          ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_et_spican_int:et_spican_int                                                                                                                                                                                                                                                              ; Lab5         ;
;    |Lab5_jtag_uart_0:jtag_uart_0|                                                                              ; 141 (35)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                  ; Lab5         ;
;       |Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r                                                                                                                                                                                                          ; Lab5         ;
;          |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                             ; work         ;
;             |scfifo_aq21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                  ; work         ;
;                |a_dpfifo_h031:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                     ; work         ;
;                      |cntr_4n7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                ; work         ;
;                   |cntr_omb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                       ; work         ;
;                   |cntr_omb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                             ; work         ;
;                   |dpram_ek21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                          ; work         ;
;                      |altsyncram_i0m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                              ; work         ;
;       |Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w                                                                                                                                                                                                          ; Lab5         ;
;          |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                             ; work         ;
;             |scfifo_aq21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                  ; work         ;
;                |a_dpfifo_h031:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                     ; work         ;
;                      |cntr_4n7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                ; work         ;
;                   |cntr_omb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                       ; work         ;
;                   |cntr_omb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                             ; work         ;
;                   |dpram_ek21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                          ; work         ;
;                      |altsyncram_i0m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                              ; work         ;
;       |alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|                                                   ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                             ; work         ;
;    |Lab5_mm_interconnect_0:mm_interconnect_0|                                                                  ; 803 (0)           ; 328 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                      ; Lab5         ;
;       |Lab5_mm_interconnect_0_addr_router:addr_router|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                       ; Lab5         ;
;       |Lab5_mm_interconnect_0_addr_router_001:addr_router_001|                                                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                               ; Lab5         ;
;       |Lab5_mm_interconnect_0_addr_router_002:addr_router_002|                                                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002                                                                                                                                                                                               ; Lab5         ;
;       |Lab5_mm_interconnect_0_addr_router_003:addr_router_003|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003                                                                                                                                                                                               ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                 ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_002|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_003|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_012|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_012                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_015|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_015                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                 ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                           ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                         ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002|                                           ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                         ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                   ; 58 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                 ; Lab5         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                    ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|                                                   ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                 ; Lab5         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                    ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|                                                   ; 45 (41)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                 ; Lab5         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                    ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|                                                   ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012                                                                                                                                                                                                 ; Lab5         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                    ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|                                                   ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015                                                                                                                                                                                                 ; Lab5         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                    ; Lab5         ;
;       |Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                       ; 56 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                     ; Lab5         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                        ; Lab5         ;
;       |Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                     ; Lab5         ;
;       |Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                               ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                             ; Lab5         ;
;       |Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|                                               ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                             ; Lab5         ;
;       |altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                   ; Lab5         ;
;       |altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ; Lab5         ;
;       |altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                 ; Lab5         ;
;       |altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                 ; Lab5         ;
;       |altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; Lab5         ;
;       |altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; Lab5         ;
;       |altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                   ; Lab5         ;
;       |altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; Lab5         ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                               ; Lab5         ;
;       |altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; Lab5         ;
;       |altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                              ; Lab5         ;
;       |altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ; Lab5         ;
;       |altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                   ; Lab5         ;
;       |altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ; Lab5         ;
;       |altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; Lab5         ;
;       |altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; Lab5         ;
;       |altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                               ; Lab5         ;
;       |altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                            ; Lab5         ;
;       |altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                     ; Lab5         ;
;       |altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                            ; Lab5         ;
;       |altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                     ; Lab5         ;
;       |altera_merlin_master_translator:et_core_data_master_translator|                                         ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator                                                                                                                                                                                       ; Lab5         ;
;       |altera_merlin_master_translator:et_core_instruction_master_translator|                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator                                                                                                                                                                                ; Lab5         ;
;       |altera_merlin_master_translator:tt_core_data_master_translator|                                         ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_data_master_translator                                                                                                                                                                                       ; Lab5         ;
;       |altera_merlin_master_translator:tt_core_instruction_master_translator|                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_instruction_master_translator                                                                                                                                                                                ; Lab5         ;
;       |altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                        ; Lab5         ;
;       |altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                ; Lab5         ;
;       |altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                       ; Lab5         ;
;       |altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                       ; Lab5         ;
;       |altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                 ; Lab5         ;
;       |altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                   ; Lab5         ;
;       |altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                        ; Lab5         ;
;       |altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                       ; Lab5         ;
;       |altera_merlin_slave_translator:et_core_jtag_debug_module_translator|                                    ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator                                                                                                                                                                                  ; Lab5         ;
;       |altera_merlin_slave_translator:et_core_memory_s1_translator|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator                                                                                                                                                                                          ; Lab5         ;
;       |altera_merlin_slave_translator:et_leds1_s1_translator|                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator                                                                                                                                                                                                ; Lab5         ;
;       |altera_merlin_slave_translator:et_leds2_s1_translator|                                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator                                                                                                                                                                                                ; Lab5         ;
;       |altera_merlin_slave_translator:et_pb_1_s1_translator|                                                   ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator                                                                                                                                                                                                 ; Lab5         ;
;       |altera_merlin_slave_translator:et_pb_2_s1_translator|                                                   ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator                                                                                                                                                                                                 ; Lab5         ;
;       |altera_merlin_slave_translator:et_spi_0_spi_control_port_translator|                                    ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator                                                                                                                                                                                  ; Lab5         ;
;       |altera_merlin_slave_translator:et_spican_int_s1_translator|                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator                                                                                                                                                                                           ; Lab5         ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                              ; Lab5         ;
;       |altera_merlin_slave_translator:msg_buf_mutex_s1_translator|                                             ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator                                                                                                                                                                                           ; Lab5         ;
;       |altera_merlin_slave_translator:msg_buf_ram_s1_translator|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator                                                                                                                                                                                             ; Lab5         ;
;       |altera_merlin_slave_translator:pio_0_s1_translator|                                                     ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                   ; Lab5         ;
;       |altera_merlin_slave_translator:tt_core_jtag_debug_module_translator|                                    ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator                                                                                                                                                                                  ; Lab5         ;
;       |altera_merlin_slave_translator:tt_core_memory_s1_translator|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator                                                                                                                                                                                          ; Lab5         ;
;       |altera_merlin_slave_translator:tt_leds_s1_translator|                                                   ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator                                                                                                                                                                                                 ; Lab5         ;
;       |altera_merlin_slave_translator:tt_pb_1_s1_translator|                                                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator                                                                                                                                                                                                 ; Lab5         ;
;       |altera_merlin_slave_translator:tt_timer_1_s1_translator|                                                ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator                                                                                                                                                                                              ; Lab5         ;
;    |Lab5_msg_buf_mutex:msg_buf_mutex|                                                                          ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_msg_buf_mutex:msg_buf_mutex                                                                                                                                                                                                                                                              ; Lab5         ;
;    |Lab5_msg_buf_ram:msg_buf_ram|                                                                              ; 1 (1)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_msg_buf_ram:msg_buf_ram                                                                                                                                                                                                                                                                  ; Lab5         ;
;       |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_63c1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated                                                                                                                                                                                                         ; work         ;
;    |Lab5_pio_0:pio_0|                                                                                          ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_pio_0:pio_0                                                                                                                                                                                                                                                                              ; Lab5         ;
;    |Lab5_tt_leds:tt_leds|                                                                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_tt_leds:tt_leds                                                                                                                                                                                                                                                                          ; Lab5         ;
;    |Lab5_tt_timer_1:tt_timer_1|                                                                                ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|Lab5_tt_timer_1:tt_timer_1                                                                                                                                                                                                                                                                    ; Lab5         ;
;    |altera_reset_controller:rst_controller_001|                                                                ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                    ; Lab5         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                     ; Lab5         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; Lab5         ;
;    |sld_hub:auto_hub|                                                                                          ; 179 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 178 (138)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8b81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Lab5_ET_Core_ociram_default_contents.mif ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_l4g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Lab5_ET_Core_rf_ram_a.mif                ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Lab5_ET_Core_rf_ram_b.mif                ;
; Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram|altsyncram_kic1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 4087         ; 32           ; --           ; --           ; 130784 ; Lab5_ET_Core_Memory.hex                  ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nb81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Lab5_TT_Core_ociram_default_contents.mif ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_45g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Lab5_TT_Core_rf_ram_a.mif                ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_55g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Lab5_TT_Core_rf_ram_b.mif                ;
; Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; Lab5_TT_core_memory.hex                  ;
; Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Lab5_msg_buf_ram.hex                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                        ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                       ; IP Include File                ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |Lab5                                                                                                                                                 ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_ET_Core:et_core                                                                                                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_ET_Core_Memory:et_core_memory                                                                                                              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_leds1:et_leds1                                                                                                                          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_leds1:et_leds2                                                                                                                          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_pb_1:et_pb_1                                                                                                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_pb_1:et_pb_2                                                                                                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_spi                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_spi_0:et_spi_0                                                                                                                          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_spican_int:et_spican_int                                                                                                                ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_irq_mapper:irq_mapper                                                                                                                      ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_irq_mapper_001:irq_mapper_001                                                                                                              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0                                                                                                                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0                                                                                                        ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router                                                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001                                                 ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002                                                 ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003                                                 ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                       ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_004                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_005                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_006                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_007                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_008                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_009                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_010                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_011                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_013                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_014                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_016                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator                                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator                                  ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent       ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator                                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent                  ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo             ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator                                                  ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent                        ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator                                                  ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent                        ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator                                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator                                             ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router                                                             ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router_001                                                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_003                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_005                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_006                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_007                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_008                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_009                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_010                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_011                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_014                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_015                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_016                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator                                             ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                      ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_002                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_003                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_005                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_006                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_007                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_008                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_009                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_010                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_011                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_012                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_013                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_014                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_015                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_016                                           ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                       ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002                                               ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_data_master_translator                                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_instruction_master_translator                                  ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent       ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator                                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo     ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent                  ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo             ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator                                                   ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent                         ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator                                                ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent                      ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                 ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_mutex                ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_msg_buf_mutex:msg_buf_mutex                                                                                                                ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_msg_buf_ram:msg_buf_ram                                                                                                                    ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_pio_0:pio_0                                                                                                                                ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |Lab5|altera_reset_controller:rst_controller                                                                                                          ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |Lab5|altera_reset_controller:rst_controller_001                                                                                                      ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_TT_Core:tt_core                                                                                                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_TT_core_memory:tt_core_memory                                                                                                              ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_tt_leds:tt_leds                                                                                                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_et_pb_1:tt_pb_1                                                                                                                            ; Lab5/synthesis/../../Lab5.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |Lab5|Lab5_tt_timer_1:tt_timer_1                                                                                                                      ; Lab5/synthesis/../../Lab5.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|locked[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|locked[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|locked[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator|av_chipselect_pre                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator|av_chipselect_pre                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator|av_readdata_pre[4..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator|av_chipselect_pre                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator|av_readdata_pre[2..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator|av_readdata_pre[2..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator|av_chipselect_pre                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_et_pb_1:tt_pb_1|readdata[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|W_ienable_reg[1..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|W_ipending_reg[1..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|R_ctrl_custom                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_im:the_Lab5_TT_Core_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_im:the_Lab5_TT_Core_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_xbrk:the_Lab5_TT_Core_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_et_pb_1:et_pb_2|readdata[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_et_pb_1:et_pb_1|readdata[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_et_spican_int:et_spican_int|readdata[1..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|W_ienable_reg[2,4..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|W_ipending_reg[2,4..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|R_ctrl_custom                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_im:the_Lab5_ET_Core_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_im:the_Lab5_ET_Core_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_xbrk:the_Lab5_ET_Core_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[1..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[1..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[1..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[1..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|W_control_rd_data[1..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|W_control_rd_data[2,4..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[1]                                                                                         ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[1]                                                                                         ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                        ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break|trigger_state                                                                                            ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|trigger_state                                                                                            ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                           ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                    ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                           ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                    ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator|waitrequest_reset_override                                                                                                       ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator|waitrequest_reset_override                                                                                                               ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|waitrequest_reset_override                                                                                                                      ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|waitrequest_reset_override                                                                                                                      ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                       ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|waitrequest_reset_override                                                                                                                ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                   ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator|waitrequest_reset_override                                                                                                                ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                        ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator|waitrequest_reset_override                                                                                                       ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator|waitrequest_reset_override                                                                                                               ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator|waitrequest_reset_override                                                                                                                      ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|waitrequest_reset_override                                                                                                                      ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator|waitrequest_reset_override                                                                                                                   ; Merged with Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                   ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                      ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                          ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                  ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                  ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                     ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                  ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                  ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                         ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                       ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                    ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                     ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                     ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                     ; Merged with Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|share_count_zero_flag                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|share_count_zero_flag                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|share_count_zero_flag                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|share_count[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|share_count[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|share_count[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize.011 ; Merged with Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize.001 ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize.011 ; Merged with Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize.001 ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1114                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND              ; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|trigbrktype                                                                                              ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND              ; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break|trigbrktype                                                                                              ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                  ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                              ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                      ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                    ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                      ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                  ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                       ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                              ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                      ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; Lab5_et_pb_1:tt_pb_1|readdata[13]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[13]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[12]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[12]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[11]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[11]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[10]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[10]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[9]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[9]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[8]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[8]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[7]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[7]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[6]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[6]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[5]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[5]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[4]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[4]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[3]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[3]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[2]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[2]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[1]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[1]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[31]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[30]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[30]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[29]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[29]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[28]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[28]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[27]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[27]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[26]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[26]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[25]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[25]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[24]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[24]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[23]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[22]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[22]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[21]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[20]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[20]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[19]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[18]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[17]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[16]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[15]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[15]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[14]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[14]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[13]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[13]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[12]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[12]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[11]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[11]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[10]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[9]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[9]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[8]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[8]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[7]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[7]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[6]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[6]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[5]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[5]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[4]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[4]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[3]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[3]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[2]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[2]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|W_ienable_reg[1]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_TT_Core:tt_core|W_control_rd_data[1]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND              ; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[31]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[31]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[30]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[30]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[29]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[29]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[28]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[28]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[27]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[27]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[26]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[26]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[25]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[25]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[24]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[24]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[23]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[23]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[22]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[22]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[21]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[21]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[20]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[20]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[19]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[19]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[18]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[18]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[17]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[17]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[16]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[16]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[15]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[15]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[14]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[14]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[13]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[13]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[12]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[12]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[11]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[11]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[10]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[10]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[9]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[9]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[8]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[8]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[7]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[7]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[6]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[6]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[5]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[5]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[4]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[4]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[3]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[3]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[2]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[2]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_2|readdata[1]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|av_readdata_pre[1]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[31]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[31]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[30]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[30]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[29]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[29]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[28]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[28]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[27]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[27]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[26]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[26]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[25]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[25]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[24]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[24]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[23]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[23]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[22]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[22]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[21]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[21]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[20]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[20]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[19]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[19]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[18]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[18]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[17]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[17]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[16]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[16]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[15]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[15]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[14]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[14]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[13]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[13]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[12]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[12]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[11]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[11]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[10]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[10]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[9]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[9]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[8]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[8]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[7]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[7]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[6]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[6]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[5]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[5]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[4]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[4]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[3]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[3]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[2]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[2]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:et_pb_1|readdata[1]                                                                                                                                                                                                            ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|av_readdata_pre[1]                                                                                                                              ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[31]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[31]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[30]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[30]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[29]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[29]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[28]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[28]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[27]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[27]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[26]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[26]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[25]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[25]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[24]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[24]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[23]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[23]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[22]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[22]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[21]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[21]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[20]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[20]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[19]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[19]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[18]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[18]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[17]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[17]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[16]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[16]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[15]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[15]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[14]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[14]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[13]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[13]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[12]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[12]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[11]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[11]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[10]                                                                                                                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[10]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[9]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[9]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[8]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[8]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[7]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[7]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[6]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[6]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[5]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[5]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[4]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[4]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[3]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[3]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[2]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[2]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_spican_int:et_spican_int|readdata[1]                                                                                                                                                                                                ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|av_readdata_pre[1]                                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[31]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[30]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[30]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[29]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[29]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[28]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[28]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[27]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[27]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[26]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[26]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[25]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[25]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[24]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[24]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[23]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[22]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[22]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[21]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[20]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[20]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[19]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[18]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[17]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[16]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[15]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[15]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[14]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[14]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[13]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[13]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[12]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[12]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[11]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[11]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[10]                                                                                                                                                                                                      ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[9]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[9]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[8]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[8]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[7]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[7]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[6]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[6]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[5]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[5]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[4]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[4]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_ET_Core:et_core|W_ienable_reg[2]                                                                                                                                                                                                       ; Stuck at GND              ; Lab5_ET_Core:et_core|W_control_rd_data[2]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[31]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[31]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                               ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                               ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                               ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                               ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                               ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                 ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; Lab5_et_pb_1:tt_pb_1|readdata[30]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[30]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                      ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                      ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                      ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                      ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                      ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                        ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                  ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                    ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                     ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                       ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                       ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                       ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                       ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                         ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                              ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                      ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                        ;
; Lab5_et_pb_1:tt_pb_1|readdata[29]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[29]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[28]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[28]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[27]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[27]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[26]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[26]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[25]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[25]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[24]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[24]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                    ; Lost Fanouts              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                      ;
; Lab5_et_pb_1:tt_pb_1|readdata[23]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[23]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[22]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[22]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[21]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[21]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[20]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[20]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[19]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[19]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[18]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[18]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[17]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[17]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[16]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[16]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[15]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[15]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_et_pb_1:tt_pb_1|readdata[14]                                                                                                                                                                                                           ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|av_readdata_pre[14]                                                                                                                             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                       ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                         ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                  ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                      ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                    ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                    ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                      ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                              ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                 ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                               ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                 ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                     ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                  ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                      ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                              ; Stuck at GND              ; Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                             ; Stuck at VCC              ; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                         ; Stuck at VCC              ; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                         ; Stuck at VCC              ; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|share_count_zero_flag                                                                                                                         ; Stuck at VCC              ; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|share_count[0]                                                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|share_count_zero_flag                                                                                                                         ; Stuck at VCC              ; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|share_count[0]                                                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|share_count_zero_flag                                                                                                                         ; Stuck at VCC              ; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|share_count[0]                                                                                                                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|DRsize.101 ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2010  ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 314   ;
; Number of registers using Asynchronous Clear ; 1412  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 886   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab5_tt_timer_1:tt_timer_1|internal_counter[0]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[1]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[2]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[3]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[6]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[8]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[9]                                                                                                        ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[14]                                                                                                       ; 3       ;
; Lab5_tt_timer_1:tt_timer_1|internal_counter[15]                                                                                                       ; 3       ;
; Lab5_et_spi_0:et_spi_0|spi_slave_select_reg[0]                                                                                                        ; 2       ;
; Lab5_et_spi_0:et_spi_0|stateZero                                                                                                                      ; 1       ;
; Lab5_et_spi_0:et_spi_0|spi_slave_select_holding_reg[0]                                                                                                ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                        ; 1       ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                ; 54      ;
; Lab5_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                           ; 8       ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|count[9]                                                            ; 11      ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                     ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                     ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                        ; 2       ;
; Lab5_ET_Core:et_core|i_read                                                                                                                           ; 6       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; 2       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; Lab5_ET_Core:et_core|hbreak_enabled                                                                                                                   ; 9       ;
; Lab5_TT_Core:tt_core|i_read                                                                                                                           ; 6       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; Lab5_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                    ; 3       ;
; Lab5_TT_Core:tt_core|hbreak_enabled                                                                                                                   ; 9       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                     ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                        ; 1       ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|rst2                                                                ; 3       ;
; Lab5_msg_buf_mutex:msg_buf_mutex|reset_reg                                                                                                            ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                     ; 1       ;
; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                         ; 1       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[0]                                                                                                       ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[1]                                                                                                       ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[2]                                                                                                       ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[3]                                                                                                       ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                          ; 1       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[8]                                                                                                       ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[6]                                                                                                       ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[9]                                                                                                       ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[14]                                                                                                      ; 2       ;
; Lab5_tt_timer_1:tt_timer_1|period_l_register[15]                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; 3       ;
; Total number of inverted registers = 54                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator|wait_latency_counter[1]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator|wait_latency_counter[0]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator|wait_latency_counter[1]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator|wait_latency_counter[0]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator|wait_latency_counter[1]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator|wait_latency_counter[1]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator|wait_latency_counter[1]                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|E_src2[13]                                                                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab5|Lab5_ET_Core:et_core|E_src1[21]                                                                                                                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|E_src1[13]                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|E_shift_rot_result[2]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|D_iw[5]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator|wait_latency_counter[1]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator|wait_latency_counter[0]                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|E_src2[9]                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|E_src1[31]                                                                                                                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|E_src1[13]                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|E_shift_rot_result[22]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|av_ld_byte0_data[3]                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|av_ld_byte2_data[2]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|av_ld_byte0_data[5]                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|av_ld_byte1_data[2]                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|D_iw[3]                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|readdata[3]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|d_byteenable[1]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|d_byteenable[1]                                                                                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Lab5|Lab5_et_spi_0:et_spi_0|data_to_cpu[15]                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |Lab5|Lab5_et_spi_0:et_spi_0|data_to_cpu[8]                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |Lab5|Lab5_et_spi_0:et_spi_0|data_to_cpu[1]                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |Lab5|Lab5_et_spi_0:et_spi_0|data_to_cpu[7]                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|Lab5_et_spi_0:et_spi_0|shift_reg[6]                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|W_alu_result[2]                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|W_alu_result[6]                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|E_src2[26]                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|W_control_rd_data[1]                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|E_src2[17]                                                                                                                                                                                                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|MonDReg[16]                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|MonDReg[18]                                                                                                ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|MonDReg[23]                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|MonDReg[18]                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|readdata[3]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|d_writedata[29]                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|d_writedata[25]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|sr[23] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|sr[27] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|W_alu_result[28]                                                                                                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|W_alu_result[19]                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|MonAReg[6]                                                                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|F_pc[6]                                                                                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|F_pc[12]                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|MonAReg[3]                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Lab5|Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break|break_readreg[28]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break|break_readreg[21]                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_ET_Core:et_core|d_byteenable[3]                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|Lab5_TT_Core:tt_core|d_byteenable[2]                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab5|Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|Lab5_ET_Core:et_core|E_logic_result[26]                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|Lab5_TT_Core:tt_core|E_logic_result[6]                                                                                                                                                                                                    ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |Lab5|Lab5_ET_Core:et_core|W_rf_wr_data[15]                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|Lab5_ET_Core:et_core|W_rf_wr_data[1]                                                                                                                                                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Lab5|Lab5_TT_Core:tt_core|W_rf_wr_data[12]                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|Lab5_ET_Core:et_core|D_dst_regnum[4]                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|Lab5_TT_Core:tt_core|D_dst_regnum[2]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002|src_channel[5]                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; No         ; |Lab5|Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[0]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                 ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_l4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram|altsyncram_kic1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_45g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_55g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_012 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_015 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_016 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                  ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; Lab5_ET_Core_rf_ram_a.mif ; String                                                                                ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                        ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; INIT_FILE                          ; Lab5_ET_Core_rf_ram_a.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_l4g1           ; Untyped                                                                                     ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                  ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; Lab5_ET_Core_rf_ram_b.mif ; String                                                                                ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                        ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; INIT_FILE                          ; Lab5_ET_Core_rf_ram_b.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_m4g1           ; Untyped                                                                                     ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram ;
+----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                                                                                                                         ;
+----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; Lab5_ET_Core_ociram_default_contents.mif ; String                                                                                                                                                                       ;
+----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                                                                                               ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; Lab5_ET_Core_ociram_default_contents.mif ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_8b81                          ; Untyped                                                                                                                                                                            ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                         ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core_Memory:et_core_memory ;
+----------------+-------------------------+--------------------------------------+
; Parameter Name ; Value                   ; Type                                 ;
+----------------+-------------------------+--------------------------------------+
; INIT_FILE      ; Lab5_ET_Core_Memory.hex ; String                               ;
+----------------+-------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                       ;
+------------------------------------+-------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                    ;
; WIDTH_A                            ; 32                      ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                             ;
; NUMWORDS_A                         ; 4087                    ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WIDTH_B                            ; 1                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; INIT_FILE                          ; Lab5_ET_Core_Memory.hex ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 4087                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III             ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_kic1         ; Untyped                                    ;
+------------------------------------+-------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                  ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; Lab5_TT_Core_rf_ram_a.mif ; String                                                                                ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                        ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; INIT_FILE                          ; Lab5_TT_Core_rf_ram_a.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_45g1           ; Untyped                                                                                     ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                  ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; Lab5_TT_Core_rf_ram_b.mif ; String                                                                                ;
+----------------+---------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                        ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                     ;
; INIT_FILE                          ; Lab5_TT_Core_rf_ram_b.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_55g1           ; Untyped                                                                                     ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram ;
+----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                                                                                                                         ;
+----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; Lab5_TT_Core_ociram_default_contents.mif ; String                                                                                                                                                                       ;
+----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                                                                                               ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; Lab5_TT_Core_ociram_default_contents.mif ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_nb81                          ; Untyped                                                                                                                                                                            ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_TT_Core_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                         ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_core_memory:tt_core_memory ;
+----------------+-------------------------+--------------------------------------+
; Parameter Name ; Value                   ; Type                                 ;
+----------------+-------------------------+--------------------------------------+
; INIT_FILE      ; Lab5_TT_core_memory.hex ; String                               ;
+----------------+-------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                       ;
+------------------------------------+-------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                    ;
; WIDTH_A                            ; 32                      ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WIDTH_B                            ; 1                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; INIT_FILE                          ; Lab5_TT_core_memory.hex ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 4096                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III             ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_3jc1         ; Untyped                                    ;
+------------------------------------+-------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_msg_buf_ram:msg_buf_ram ;
+----------------+----------------------+-----------------------------------+
; Parameter Name ; Value                ; Type                              ;
+----------------+----------------------+-----------------------------------+
; INIT_FILE      ; Lab5_msg_buf_ram.hex ; String                            ;
+----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; Lab5_msg_buf_ram.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_63c1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                              ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                              ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                              ;
; ID                        ; 2     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                     ;
; ID                        ; 3     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router_001|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_003|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_005|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_006|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_007|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_008|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_009|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_010|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_011|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_014|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_015|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_016|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+-------+-------------------------------------------------+
; Parameter Name            ; Value ; Type                                            ;
+---------------------------+-------+-------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                  ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                          ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                  ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                  ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                  ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                  ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                  ;
+---------------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4087                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected        ;
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_timer_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_leds_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_pb_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tt_core_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spican_int_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spican_int_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_leds2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_leds2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_spi_0_spi_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_pb_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_pb_2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_mutex_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msg_buf_ram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                       ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                  ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_memory_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                      ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_leds_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                               ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_pb_1_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                               ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_core_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spican_int_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds1_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                     ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_leds2_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                     ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_1_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                               ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_pb_2_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                               ;
+--------------------------+--------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                  ;
+--------------------------+--------+----------+--------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                        ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                   ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                      ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tt_core_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                              ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                         ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                         ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                              ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                         ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                         ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_TT_Core_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_pib:the_Lab5_TT_Core_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo|Lab5_TT_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_TT_Core_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace|Lab5_TT_Core_nios2_oci_td_mode:Lab5_TT_Core_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_itrace:the_Lab5_TT_Core_nios2_oci_itrace"                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_xbrk:the_Lab5_TT_Core_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci"                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core|Lab5_TT_Core_test_bench:the_Lab5_TT_Core_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                         ;
+-----------------+-------+----------+-----------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                    ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Lab5_TT_Core:tt_core"          ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic"                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_jtag_uart_0:jtag_uart_0"                                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_et_spi_0:et_spi_0"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_pib:the_Lab5_ET_Core_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo|Lab5_ET_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_ET_Core_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace|Lab5_ET_Core_nios2_oci_td_mode:Lab5_ET_Core_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_itrace:the_Lab5_ET_Core_nios2_oci_itrace"                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_xbrk:the_Lab5_ET_Core_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci"                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[2]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core|Lab5_ET_Core_test_bench:the_Lab5_ET_Core_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                         ;
+-----------------+-------+----------+-----------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                    ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                    ;
+-----------------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Lab5_ET_Core:et_core"          ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:16     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 22 16:38:36 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/lab5.v
    Info (12023): Found entity 1: Lab5
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper_001.sv
    Info (12023): Found entity 1: Lab5_irq_mapper_001
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper.sv
    Info (12023): Found entity 1: Lab5_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0.v
    Info (12023): Found entity 1: Lab5_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux_002.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_demux_004.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_mux_004.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_mux_004
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_013.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_id_router_013_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_id_router_013
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_012.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_id_router_012_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_id_router_012
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_004.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_id_router_004_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_003.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_addr_router_003_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_002.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_addr_router_002_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: Lab5_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: Lab5_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_timer_1.v
    Info (12023): Found entity 1: Lab5_tt_timer_1
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_pio_0.v
    Info (12023): Found entity 1: Lab5_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_msg_buf_ram.v
    Info (12023): Found entity 1: Lab5_msg_buf_ram
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_msg_buf_mutex.v
    Info (12023): Found entity 1: Lab5_msg_buf_mutex
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_leds.v
    Info (12023): Found entity 1: Lab5_tt_leds
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_memory.v
    Info (12023): Found entity 1: Lab5_TT_core_memory
Info (12021): Found 21 design units, including 21 entities, in source file lab5/synthesis/submodules/lab5_tt_core.v
    Info (12023): Found entity 1: Lab5_TT_Core_register_bank_a_module
    Info (12023): Found entity 2: Lab5_TT_Core_register_bank_b_module
    Info (12023): Found entity 3: Lab5_TT_Core_nios2_oci_debug
    Info (12023): Found entity 4: Lab5_TT_Core_ociram_sp_ram_module
    Info (12023): Found entity 5: Lab5_TT_Core_nios2_ocimem
    Info (12023): Found entity 6: Lab5_TT_Core_nios2_avalon_reg
    Info (12023): Found entity 7: Lab5_TT_Core_nios2_oci_break
    Info (12023): Found entity 8: Lab5_TT_Core_nios2_oci_xbrk
    Info (12023): Found entity 9: Lab5_TT_Core_nios2_oci_dbrk
    Info (12023): Found entity 10: Lab5_TT_Core_nios2_oci_itrace
    Info (12023): Found entity 11: Lab5_TT_Core_nios2_oci_td_mode
    Info (12023): Found entity 12: Lab5_TT_Core_nios2_oci_dtrace
    Info (12023): Found entity 13: Lab5_TT_Core_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: Lab5_TT_Core_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: Lab5_TT_Core_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: Lab5_TT_Core_nios2_oci_fifo
    Info (12023): Found entity 17: Lab5_TT_Core_nios2_oci_pib
    Info (12023): Found entity 18: Lab5_TT_Core_nios2_oci_im
    Info (12023): Found entity 19: Lab5_TT_Core_nios2_performance_monitors
    Info (12023): Found entity 20: Lab5_TT_Core_nios2_oci
    Info (12023): Found entity 21: Lab5_TT_Core
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Lab5_TT_Core_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Lab5_TT_Core_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Lab5_TT_Core_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_oci_test_bench.v
    Info (12023): Found entity 1: Lab5_TT_Core_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_test_bench.v
    Info (12023): Found entity 1: Lab5_TT_Core_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_pb_1.v
    Info (12023): Found entity 1: Lab5_et_pb_1
Info (12021): Found 5 design units, including 5 entities, in source file lab5/synthesis/submodules/lab5_jtag_uart_0.v
    Info (12023): Found entity 1: Lab5_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: Lab5_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: Lab5_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: Lab5_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: Lab5_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_spican_int.v
    Info (12023): Found entity 1: Lab5_et_spican_int
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_spi_0.v
    Info (12023): Found entity 1: Lab5_et_spi_0
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_leds1.v
    Info (12023): Found entity 1: Lab5_et_leds1
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_memory.v
    Info (12023): Found entity 1: Lab5_ET_Core_Memory
Info (12021): Found 21 design units, including 21 entities, in source file lab5/synthesis/submodules/lab5_et_core.v
    Info (12023): Found entity 1: Lab5_ET_Core_register_bank_a_module
    Info (12023): Found entity 2: Lab5_ET_Core_register_bank_b_module
    Info (12023): Found entity 3: Lab5_ET_Core_nios2_oci_debug
    Info (12023): Found entity 4: Lab5_ET_Core_ociram_sp_ram_module
    Info (12023): Found entity 5: Lab5_ET_Core_nios2_ocimem
    Info (12023): Found entity 6: Lab5_ET_Core_nios2_avalon_reg
    Info (12023): Found entity 7: Lab5_ET_Core_nios2_oci_break
    Info (12023): Found entity 8: Lab5_ET_Core_nios2_oci_xbrk
    Info (12023): Found entity 9: Lab5_ET_Core_nios2_oci_dbrk
    Info (12023): Found entity 10: Lab5_ET_Core_nios2_oci_itrace
    Info (12023): Found entity 11: Lab5_ET_Core_nios2_oci_td_mode
    Info (12023): Found entity 12: Lab5_ET_Core_nios2_oci_dtrace
    Info (12023): Found entity 13: Lab5_ET_Core_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: Lab5_ET_Core_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: Lab5_ET_Core_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: Lab5_ET_Core_nios2_oci_fifo
    Info (12023): Found entity 17: Lab5_ET_Core_nios2_oci_pib
    Info (12023): Found entity 18: Lab5_ET_Core_nios2_oci_im
    Info (12023): Found entity 19: Lab5_ET_Core_nios2_performance_monitors
    Info (12023): Found entity 20: Lab5_ET_Core_nios2_oci
    Info (12023): Found entity 21: Lab5_ET_Core
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Lab5_ET_Core_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Lab5_ET_Core_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Lab5_ET_Core_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_oci_test_bench.v
    Info (12023): Found entity 1: Lab5_ET_Core_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_test_bench.v
    Info (12023): Found entity 1: Lab5_ET_Core_test_bench
Info (12127): Elaborating entity "Lab5" for the top level hierarchy
Info (12128): Elaborating entity "Lab5_ET_Core" for hierarchy "Lab5_ET_Core:et_core"
Info (12128): Elaborating entity "Lab5_ET_Core_test_bench" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_test_bench:the_Lab5_ET_Core_test_bench"
Info (12128): Elaborating entity "Lab5_ET_Core_register_bank_a_module" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Lab5_ET_Core_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l4g1.tdf
    Info (12023): Found entity 1: altsyncram_l4g1
Info (12128): Elaborating entity "altsyncram_l4g1" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_l4g1:auto_generated"
Info (12128): Elaborating entity "Lab5_ET_Core_register_bank_b_module" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Lab5_ET_Core_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1
Info (12128): Elaborating entity "altsyncram_m4g1" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_m4g1:auto_generated"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_debug" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_ocimem" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem"
Info (12128): Elaborating entity "Lab5_ET_Core_ociram_sp_ram_module" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Lab5_ET_Core_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf
    Info (12023): Found entity 1: altsyncram_8b81
Info (12128): Elaborating entity "altsyncram_8b81" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8b81:auto_generated"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_avalon_reg" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_break" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_xbrk" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_xbrk:the_Lab5_ET_Core_nios2_oci_xbrk"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_dbrk" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_itrace" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_itrace:the_Lab5_ET_Core_nios2_oci_itrace"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_dtrace" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_td_mode" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace|Lab5_ET_Core_nios2_oci_td_mode:Lab5_ET_Core_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_fifo" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_compute_input_tm_cnt" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo|Lab5_ET_Core_nios2_oci_compute_input_tm_cnt:the_Lab5_ET_Core_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_fifo_wrptr_inc" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo|Lab5_ET_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_ET_Core_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_fifo_cnt_inc" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo|Lab5_ET_Core_nios2_oci_fifo_cnt_inc:the_Lab5_ET_Core_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "Lab5_ET_Core_oci_test_bench" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo|Lab5_ET_Core_oci_test_bench:the_Lab5_ET_Core_oci_test_bench"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_pib" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_pib:the_Lab5_ET_Core_nios2_oci_pib"
Info (12128): Elaborating entity "Lab5_ET_Core_nios2_oci_im" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_nios2_oci_im:the_Lab5_ET_Core_nios2_oci_im"
Info (12128): Elaborating entity "Lab5_ET_Core_jtag_debug_module_wrapper" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Lab5_ET_Core_jtag_debug_module_tck" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck"
Info (12128): Elaborating entity "Lab5_ET_Core_jtag_debug_module_sysclk" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Lab5_ET_Core:et_core|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy"
Info (12128): Elaborating entity "Lab5_ET_Core_Memory" for hierarchy "Lab5_ET_Core_Memory:et_core_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Lab5_ET_Core_Memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4087"
    Info (12134): Parameter "numwords_a" = "4087"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kic1.tdf
    Info (12023): Found entity 1: altsyncram_kic1
Info (12128): Elaborating entity "altsyncram_kic1" for hierarchy "Lab5_ET_Core_Memory:et_core_memory|altsyncram:the_altsyncram|altsyncram_kic1:auto_generated"
Info (12128): Elaborating entity "Lab5_et_leds1" for hierarchy "Lab5_et_leds1:et_leds1"
Info (12128): Elaborating entity "Lab5_et_spi_0" for hierarchy "Lab5_et_spi_0:et_spi_0"
Info (12128): Elaborating entity "Lab5_et_spican_int" for hierarchy "Lab5_et_spican_int:et_spican_int"
Info (12128): Elaborating entity "Lab5_jtag_uart_0" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "Lab5_jtag_uart_0_scfifo_w" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "Lab5_jtag_uart_0_scfifo_r" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "Lab5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "Lab5_et_pb_1" for hierarchy "Lab5_et_pb_1:et_pb_1"
Info (12128): Elaborating entity "Lab5_TT_Core" for hierarchy "Lab5_TT_Core:tt_core"
Info (12128): Elaborating entity "Lab5_TT_Core_test_bench" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_test_bench:the_Lab5_TT_Core_test_bench"
Info (12128): Elaborating entity "Lab5_TT_Core_register_bank_a_module" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Lab5_TT_Core_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_45g1.tdf
    Info (12023): Found entity 1: altsyncram_45g1
Info (12128): Elaborating entity "altsyncram_45g1" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a|altsyncram:the_altsyncram|altsyncram_45g1:auto_generated"
Info (12128): Elaborating entity "Lab5_TT_Core_register_bank_b_module" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Lab5_TT_Core_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55g1.tdf
    Info (12023): Found entity 1: altsyncram_55g1
Info (12128): Elaborating entity "altsyncram_55g1" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b|altsyncram:the_altsyncram|altsyncram_55g1:auto_generated"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_debug" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_ocimem" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem"
Info (12128): Elaborating entity "Lab5_TT_Core_ociram_sp_ram_module" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Lab5_TT_Core_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nb81.tdf
    Info (12023): Found entity 1: altsyncram_nb81
Info (12128): Elaborating entity "altsyncram_nb81" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nb81:auto_generated"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_avalon_reg" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_break" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_xbrk" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_xbrk:the_Lab5_TT_Core_nios2_oci_xbrk"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_dbrk" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_itrace" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_itrace:the_Lab5_TT_Core_nios2_oci_itrace"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_dtrace" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_td_mode" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace|Lab5_TT_Core_nios2_oci_td_mode:Lab5_TT_Core_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_fifo" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_compute_input_tm_cnt" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo|Lab5_TT_Core_nios2_oci_compute_input_tm_cnt:the_Lab5_TT_Core_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_fifo_wrptr_inc" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo|Lab5_TT_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_TT_Core_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_fifo_cnt_inc" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo|Lab5_TT_Core_nios2_oci_fifo_cnt_inc:the_Lab5_TT_Core_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "Lab5_TT_Core_oci_test_bench" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo|Lab5_TT_Core_oci_test_bench:the_Lab5_TT_Core_oci_test_bench"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_pib" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_pib:the_Lab5_TT_Core_nios2_oci_pib"
Info (12128): Elaborating entity "Lab5_TT_Core_nios2_oci_im" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_nios2_oci_im:the_Lab5_TT_Core_nios2_oci_im"
Info (12128): Elaborating entity "Lab5_TT_Core_jtag_debug_module_wrapper" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Lab5_TT_Core_jtag_debug_module_tck" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck"
Info (12128): Elaborating entity "Lab5_TT_Core_jtag_debug_module_sysclk" for hierarchy "Lab5_TT_Core:tt_core|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "Lab5_TT_core_memory" for hierarchy "Lab5_TT_core_memory:tt_core_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Lab5_TT_core_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf
    Info (12023): Found entity 1: altsyncram_3jc1
Info (12128): Elaborating entity "altsyncram_3jc1" for hierarchy "Lab5_TT_core_memory:tt_core_memory|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated"
Info (12128): Elaborating entity "Lab5_tt_leds" for hierarchy "Lab5_tt_leds:tt_leds"
Info (12128): Elaborating entity "Lab5_msg_buf_mutex" for hierarchy "Lab5_msg_buf_mutex:msg_buf_mutex"
Info (12128): Elaborating entity "Lab5_msg_buf_ram" for hierarchy "Lab5_msg_buf_ram:msg_buf_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Lab5_msg_buf_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63c1.tdf
    Info (12023): Found entity 1: altsyncram_63c1
Info (12128): Elaborating entity "altsyncram_63c1" for hierarchy "Lab5_msg_buf_ram:msg_buf_ram|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated"
Info (12128): Elaborating entity "Lab5_pio_0" for hierarchy "Lab5_pio_0:pio_0"
Info (12128): Elaborating entity "Lab5_tt_timer_1" for hierarchy "Lab5_tt_timer_1:tt_timer_1"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:et_core_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_core_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msg_buf_mutex_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tt_timer_1_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router:addr_router|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_001" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_001:addr_router_001|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_002" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_002_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_002:addr_router_002|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_003" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_addr_router_003_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_addr_router_003:addr_router_003|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router:id_router|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_002" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_002_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_002:id_router_002|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_004" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_004_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_004:id_router_004|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_012" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_012_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_012:id_router_012|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_013" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_id_router_013_default_decode" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_id_router_013:id_router_013|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_cmd_xbar_demux" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_cmd_xbar_demux_002" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_cmd_xbar_mux" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_cmd_xbar_mux_004" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_004"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_rsp_xbar_demux_004" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_rsp_xbar_mux" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Lab5_mm_interconnect_0_rsp_xbar_mux_002" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab5_mm_interconnect_0:mm_interconnect_0|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Lab5_irq_mapper" for hierarchy "Lab5_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "Lab5_irq_mapper_001" for hierarchy "Lab5_irq_mapper_001:irq_mapper_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/output_files/Lab5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4311 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 3984 logic cells
    Info (21064): Implemented 304 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Thu Nov 22 16:39:12 2018
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/output_files/Lab5.map.smsg.


